{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T05:46:13Z","timestamp":1648532773098},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcsi.2016.2585657","type":"journal-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T22:25:12Z","timestamp":1475792712000},"page":"1690-1700","source":"Crossref","is-referenced-by-count":0,"title":["A Power and Area Efficient Ultra-Low Voltage Laplacian Pyramid Processing Engine With Adaptive Data Compression"],"prefix":"10.1109","volume":"63","author":[{"given":"Seyed Mohammad Ali","family":"Zeinolabedin","sequence":"first","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865625"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2265953"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234873"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.766753"},{"key":"ref30","author":"vaidyanathan","year":"1993","journal-title":"Multirate Systems and Filter Banks"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2369052"},{"key":"ref36","first-page":"56","article-title":"A 65 nm 39 GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref35","first-page":"2574","article-title":"Circuit techniques for ultra-low power subthreshold SRAMs","author":"kim","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref34","first-page":"166","article-title":"A 470 mV 2.7 mW feature extraction-accelerator for micro-autonomous vehicle navigation in 28 nm CMOS","author":"jeon","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2002.1000258"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/83.136597"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000029664.99615.94"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5606333"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2008.2001045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2010.2090530"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF00055150"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275771"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311296"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1117\/12.835790"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCID.2008.126"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487683"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.859376"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2423972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.861947"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0259-4"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1775","DOI":"10.1109\/TCSI.2011.2180432","article-title":"A pipeline VLSI architecture for fast computation of the 2-D discrete wavelet transform","volume":"59","author":"chengjun","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2249295"},{"key":"ref2","first-page":"162","article-title":"A 249 Mpixel\/s HEVC video-decoder chip for quad full HD applications","author":"tsung","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2163985"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1117\/12.849534"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0294-1"},{"key":"ref24","first-page":"104","article-title":"A 0.5 V power and area efficient laplacian pyramid processing engine using FIFO with adaptive data compression","author":"zeinolabedin","year":"0","journal-title":"Proc IEEE ESSCIRC Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2469051"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRANIANCEE.2010.5507025"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/TCSII.2014.2312799","article-title":"Radix-2r arithmetic for multiplication by a constant","volume":"61","author":"oudjida","year":"2014","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2003.815389"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380691"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1983.1095851"},{"key":"ref43","first-page":"381","article-title":"Ultra-low-energy near-threshold biomedical signal processor for versatile wireless health monitoring","author":"liu","year":"0","journal-title":"Proc IEEE A-SSCC Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7577914\/07571167.pdf?arnumber=7571167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:36Z","timestamp":1642005756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7571167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2585657","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}