{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:31Z","timestamp":1772205511777,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004541","name":"Ministry of Human Resource Development, Government of India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004541","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcsi.2016.2592182","type":"journal-article","created":{"date-parts":[[2016,10,19]],"date-time":"2016-10-19T14:15:06Z","timestamp":1476886506000},"page":"1910-1920","source":"Crossref","is-referenced-by-count":28,"title":["A 9-T 833-MHz 1.72-fJ\/Bit\/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications"],"prefix":"10.1109","volume":"63","author":[{"given":"Sandeep","family":"Mishra","sequence":"first","affiliation":[]},{"given":"Telajala Venkata","family":"Mahendra","sequence":"additional","affiliation":[]},{"given":"Anup","family":"Dandapat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref31","first-page":"2142","article-title":"EMDBAM: A low-power dual bit associative memory with match error and mask control","volume":"24","author":"mishra","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2012.681530"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.182"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2000.868622"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2448079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.7283"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.3849"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2335651"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2163205"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/JSSC.2002.806264","article-title":"a ternary content-addressable memory (tcam) based on 4t static storage and including a current-race sensing scheme","volume":"38","author":"arsovski","year":"2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418851"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70838"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1221","DOI":"10.1109\/TCSI.2008.2008512","article-title":"A high-speed range-matching TCAM for storage-efficient packet classification","volume":"56","author":"kim","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2010.5683639"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2006.880171"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002551"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158703"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000247"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914330"},{"key":"ref23","first-page":"83","article-title":"A 128 $\\times$ 128b high-speed wide-AND match-line content addressable memory in 32 nm CMOS","author":"agarwal","year":"0","journal-title":"Proc 2011 ESSCIRC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220501"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178276"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7676403\/07600457.pdf?arnumber=7600457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:35Z","timestamp":1641987575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7600457\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2592182","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}