{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T13:59:34Z","timestamp":1777471174608,"version":"3.51.4"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry of Economy and Competitiveness","award":["ESP2014-54505-C2-1-R"],"award-info":[{"award-number":["ESP2014-54505-C2-1-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcsi.2016.2594276","type":"journal-article","created":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T14:56:12Z","timestamp":1472741772000},"page":"1933-1943","source":"Crossref","is-referenced-by-count":15,"title":["Combined SEU and SEFI Protection for Memories Using Orthogonal Latin Square Codes"],"prefix":"10.1109","volume":"63","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2220-0594","authenticated-orcid":false,"given":"Alfonso","family":"Sanchez-Macian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2300101"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230655"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244361"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423798"},{"key":"ref16","first-page":"347","article-title":"Space processor radiation mitigation and validation techniques for an 1800 MIPS processor board","author":"hillman","year":"2003","journal-title":"Proc 7th Eur Conf RADECS"},{"key":"ref17","author":"longden","year":"0","journal-title":"Designing A Single Board Computers for Space Using the Most Advanced Processor and Mitigation Technologies"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2004.1352906"},{"key":"ref28","author":"goshain","year":"0","journal-title":"Zynq 7000 AP SoC-2 Bit ECC Proxy Design Overview"},{"key":"ref4","first-page":"1","article-title":"Radiation hard memory. Radiation testing of candidate memory devices for laplace mission","author":"schmidt","year":"2015","journal-title":"Proc CNES\/ESA Radiation Effects Final Presentation Days"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-0975-9"},{"key":"ref3","first-page":"1","article-title":"Heavy ion sensitivity of 16\/32-Gbit NAND-flash and 4-Gbit DDR3 SDRAM","author":"gr\u00fcrmann","year":"0","journal-title":"Proc IEEE Radiation Effects Data Workshop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref8","first-page":"1","article-title":"Dynamic low-density parity check codes for fault-tolerant nano-scale memory","author":"ghosh","year":"0","journal-title":"Foundations of Nanoscience"},{"key":"ref7","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref2","first-page":"1","article-title":"New SEE test results for 4 Gbit DDR3 SDRAM","author":"hermann","year":"0","journal-title":"Proc IEEE Radiation Effects Data Workshop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009217"},{"key":"ref1","first-page":"77","article-title":"Radiation effects in SDRAMs","author":"hermann","year":"2016","journal-title":"Effects of Ionizing Radiation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2013.6658199"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131333"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2015.7336703"},{"key":"ref24","year":"0","journal-title":"Radiation Hard Monolithic SDRAM to Support DDR2 and DDR3 Architectures Project"},{"key":"ref23","year":"0","journal-title":"3D2D8G08US8663 8Gb DDR2 Data Sheet"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319291"},{"key":"ref25","author":"d\u00e9nes","year":"1974","journal-title":"Latin Squares and Their Applications"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7676403\/07558160.pdf?arnumber=7558160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:35Z","timestamp":1641987575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7558160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2594276","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}