{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:13Z","timestamp":1759146313491},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Israeli Chief Scientist"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcsi.2016.2600538","type":"journal-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T22:25:12Z","timestamp":1475792712000},"page":"1921-1932","source":"Crossref","is-referenced-by-count":15,"title":["Opportunistic Refreshing Algorithm for eDRAM Memories"],"prefix":"10.1109","volume":"63","author":[{"given":"Amit","family":"Kazimirsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shmuel","family":"Wimer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417545"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283903"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","volume":"40","author":"liu","year":"2012","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.1950391"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2305016"},{"key":"ref15","article-title":"Technology comparison for large last-level caches (L 3 Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proc IEEE 19th Int Symp HPCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379268"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/JSSC.2005.848019","article-title":"An 800-MHz embedded DRAM with a concurrent refresh mode","volume":"40","author":"toshiaki","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254787"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485952"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1109\/JSSC.2008.2007155","article-title":"2 GHz 2 Mb 2 T gain cell memory macro with 128 GBytes\/sec bandwidth in a 65 nm logic process technology","volume":"44","author":"dinesh","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"15","article-title":"Process variation tolerant 3T1D-based cache architectures","author":"xiaoyao","year":"0","journal-title":"Proc 40th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973078"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref9","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/JSSC.2007.908006","article-title":"A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier","volume":"43","author":"john","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.97"},{"key":"ref23","author":"butera","year":"2013","journal-title":"OpenRAM An open-source memory compiler"},{"key":"ref25","volume":"1","author":"baker","year":"2008","journal-title":"CMOS Circuit Design Layout and Simulation"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7676403\/07571130.pdf?arnumber=7571130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:39:35Z","timestamp":1642005575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7571130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2600538","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}