{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:51:14Z","timestamp":1778082674788,"version":"3.51.4"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcsi.2016.2606433","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T19:10:36Z","timestamp":1483989036000},"page":"373-385","source":"Crossref","is-referenced-by-count":52,"title":["Optimized Memristor-Based Multipliers"],"prefix":"10.1109","volume":"64","author":[{"given":"Lauren","family":"Guckert","sequence":"first","affiliation":[]},{"given":"Earl E.","family":"Swartzlander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-008-4975-3"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.160"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref14","first-page":"1","article-title":"MRL&#x2014;Memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Proc 13th In Workshop Cellular Nanoscale Netw Appl (CNNA)"},{"key":"ref15","article-title":"Hybrid memristor-CMOS (MeMOS) based logic gates and adder circuits","author":"singh","year":"2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2016.7869644"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1021\/ja0114456"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907860"},{"key":"ref28","first-page":"210","article-title":"SPICE model of memristor with nonlinear dopant drift","volume":"18","author":"biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2407436"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435354"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094661"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5221600"},{"key":"ref22","first-page":"483","article-title":"Design of counters based on memristors","author":"zhou","year":"2013","journal-title":"Proc Int Conf Inf Syst Eng Manage (ICISEM)"},{"key":"ref21","article-title":"Counters and multipliers with threshold logic","author":"huisman","year":"1995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190563"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551554"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7835743\/07811204.pdf?arnumber=7811204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:38:39Z","timestamp":1642005519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7811204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2606433","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}