{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:08:08Z","timestamp":1759385288624,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Design of Analog-Digital Integrated Circuit (CDADIC)"},{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF) under a CAREER","doi-asserted-by":"publisher","award":["EECS-0954969"],"award-info":[{"award-number":["EECS-0954969"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcsi.2016.2609855","type":"journal-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T18:20:04Z","timestamp":1478110804000},"page":"283-295","source":"Crossref","is-referenced-by-count":8,"title":["A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for Low Frequency Reference Clocks Using Scrambling TDC"],"prefix":"10.1109","volume":"64","author":[{"given":"Romesh Kumar","family":"Nandwana","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[]},{"given":"Kartikeya","family":"Mayaram","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385756"},{"key":"ref17","first-page":"40","article-title":"A \n$4.2~\\mu \\text {s}$\n-settling-time 3rd-order 2.1ghz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL","author":"huang","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"156","article-title":"A 2.5GHz 5.4 mW 1-to-2048 digital clock multiplier using a scrambling TDC","author":"nandwana","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.933795"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2470545"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/8919\/7835743\/7731190-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7835743\/07731190.pdf?arnumber=7731190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:38Z","timestamp":1649443898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7731190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2609855","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}