{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:21:46Z","timestamp":1761394906753,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of the R.O.C.","doi-asserted-by":"publisher","award":["MOST 103-2622-E-007-029-CC2"],"award-info":[{"award-number":["MOST 103-2622-E-007-029-CC2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcsi.2016.2612655","type":"journal-article","created":{"date-parts":[[2016,10,28]],"date-time":"2016-10-28T14:22:52Z","timestamp":1477664572000},"page":"457-470","source":"Crossref","is-referenced-by-count":26,"title":["Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders"],"prefix":"10.1109","volume":"64","author":[{"given":"Huang-Chang","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao-Ruei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jyun-Kai","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Chiao","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeong-Luh","family":"Ueng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/TVLSI.2008.2002487","article-title":"Multi-Gb\/s LDPC code design and implementation","volume":"17","author":"sha","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.939785"},{"key":"ref33","first-page":"317","article-title":"Construction of low-density parity-check codes based on Reed-Solomon codes with two information symbols","volume":"8","author":"djurdjevic","year":"2004","journal-title":"IEEE Commun Lett"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.887082"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215746"},{"article-title":"Low-density parity-check (LDPC) codes constructed from protographs","year":"2003","author":"thorpe","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304660"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925402"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2021479"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865103"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2002.1188425"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194176"},{"key":"ref16","first-page":"1","article-title":"A parallelized layered QC-LDPC decoder for IEEE 802.11ad","author":"stimming","year":"2013","journal-title":"Proc Intl New Circ & Syst Conf (NEWCAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/26.768759"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864133"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1515\/9781400884179"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2402.322385"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2464092"},{"journal-title":"Linear Optimization and Extensions Theory and Algorithms","year":"1993","author":"fang","key":"ref29"},{"key":"ref5","first-page":"222","article-title":"A 45 nm 6 b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine","author":"ho","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.906890"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071910"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312479"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026357"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046964"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2007.750"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TCSII.2014.2312640","article-title":"Realizing unequal error correction for NAND flash memory at minimal read latency overhead","volume":"61","author":"li","year":"2014","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.090816"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925402"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090867"},{"article-title":"Layered decoding architecture with reduced number of hardware buffers for LDPC codes","year":"2013","author":"ueng","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2125030"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7835743\/07725494.pdf?arnumber=7725494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:39Z","timestamp":1641987519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7725494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2612655","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}