{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T00:56:35Z","timestamp":1721955395569},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tcsi.2016.2630119","type":"journal-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T20:46:37Z","timestamp":1484945197000},"page":"823-835","source":"Crossref","is-referenced-by-count":15,"title":["An Input Data and Power Noise Inducing Clock Jitter Tolerant Reference-Less Digital CDR for LCD Intra-Panel Interface"],"prefix":"10.1109","volume":"64","author":[{"given":"Yong-Hun","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyun-Kyu","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongil","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref13","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320829"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253414"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JDT.2011.2158290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/j.2168-0159.2013.tb06230.x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341353"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.834537"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1195","DOI":"10.1002\/j.2168-0159.2014.tb00311.x","article-title":"A 3.7Gb\/s clock-embedded intra-panel interface for the large-sized UHD 120Hz LCD TV application","volume":"45","author":"jeon","year":"2014","journal-title":"SID Symp Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031024"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref23","first-page":"152","article-title":"An 8.2-to-10.3Gb\/s full-rate linear reference-less CDR without frequency detector in $0.18\\mu \\text {m}$ CMOS","author":"huang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7887772\/07828005.pdf?arnumber=7828005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:58Z","timestamp":1642004398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7828005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2630119","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}