{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:11Z","timestamp":1759146371224,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["200021-146600"],"award-info":[{"award-number":["200021-146600"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tcsi.2016.2638542","type":"journal-article","created":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T10:40:50Z","timestamp":1482576050000},"page":"1173-1186","source":"Crossref","is-referenced-by-count":18,"title":["Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure"],"prefix":"10.1109","volume":"64","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"Proc IEEE\/IFIP VLSI-SoC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref12","first-page":"174","article-title":"Accurate power analysis for near-V\n$\\rm _{t}$\n RRAM-based FPGA","author":"tang","year":"2015","journal-title":"Proc IEEE FPL"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004313"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681535"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0141-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"journal-title":"Digital Integrated Circuits","year":"2002","author":"rabaey","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950434"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.32037"},{"journal-title":"HSPICE User Guide Simulation and Analysis Version I-2013 12","year":"2013","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7907349\/07797202.pdf?arnumber=7797202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:28Z","timestamp":1641987568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7797202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2638542","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}