{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T06:13:55Z","timestamp":1769926435535,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore MOE Tier-2","award":["MOE2015-T2-2-013"],"award-info":[{"award-number":["MOE2015-T2-2-013"]}]},{"name":"Singapore MOE Tier-2","award":["MOE2010-T2-037"],"award-info":[{"award-number":["MOE2010-T2-037"]}]},{"name":"A*STAR PSF","award":["11201202015"],"award-info":[{"award-number":["11201202015"]}]},{"DOI":"10.13039\/100002418","name":"Intel Lab and Samsung Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcsi.2016.2647322","type":"journal-article","created":{"date-parts":[[2017,1,16]],"date-time":"2017-01-16T16:53:49Z","timestamp":1484585629000},"page":"1432-1443","source":"Crossref","is-referenced-by-count":31,"title":["A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator"],"prefix":"10.1109","volume":"64","author":[{"given":"Sai Manoj","family":"P.D.","sequence":"first","affiliation":[]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Shikai","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Yingying","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Xiwei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chongshen","family":"Song","sequence":"additional","affiliation":[]},{"given":"Wenqi","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Mei","family":"Yan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/347090.347123"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","article-title":"overview of the h.264\/avc video coding standard","volume":"13","author":"wiegand","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517001"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028936"},{"key":"ref35","first-page":"757","article-title":"Real-time H.24-AVC codec on intel architectures","author":"iverson","year":"2004","journal-title":"Proc Int Conf Image Process"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263039"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2012.7476485"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570793"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.842620"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575674"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898657"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2470124"},{"key":"ref16","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"IEEE VLSI Tech Symposium (VLSI)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2270285"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248968"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757452"},{"key":"ref4","first-page":"56","article-title":"A 65nm 39GOPS\/W 24-core processor with 11Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref27","first-page":"400","article-title":"A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8 A\/mm2","author":"sturcken","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283693"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176931"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.146"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref2","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","first-page":"588","article-title":"TILE64—Processor: A 64-core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338447"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.350"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2440413"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TC.2015.2439255","article-title":"A Q-learning based self-adaptive I\/O communication for 2.5D integrated many-core microprocessor and memory","volume":"65","author":"dinakarrao","year":"2016","journal-title":"IEEE Trans Comput"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702326"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2014.7028352"},{"key":"ref26","article-title":"A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I\/Os","author":"wu","year":"2014","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref25","first-page":"534","article-title":"Design of Virtex-7 FPGA-based high-speed signal processor carrier board","author":"ye","year":"2013","journal-title":"Proc Int Conf Control Eng Commun Technol"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7934110\/07819521.pdf?arnumber=7819521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:23Z","timestamp":1641987623000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7819521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":38,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2647322","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}