{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T04:58:21Z","timestamp":1782968301024,"version":"3.54.5"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Science and Technology, R.O.C.","award":["MOST 104-2218-E-110-010-MY2"],"award-info":[{"award-number":["MOST 104-2218-E-110-010-MY2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcsi.2017.2654451","type":"journal-article","created":{"date-parts":[[2017,2,14]],"date-time":"2017-02-14T19:56:34Z","timestamp":1487102194000},"page":"1456-1467","source":"Crossref","is-referenced-by-count":27,"title":["48-Mode Reconfigurable Design of SDF FFT Hardware Architecture Using Radix-3<sup>2<\/sup> and Radix-2<sup>3<\/sup> Design Approaches"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9045-5847","authenticated-orcid":false,"given":"Xin-Yu","family":"Shih","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue-Qu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hong-Ru","family":"Chou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2013.2243143"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref31","first-page":"14","article-title":"Energy-efficient 128~2048\/1536-point FFT processor with resource block mapping for 3GPP-LTE system","author":"peng","year":"2010","journal-title":"Proc Int Conf Green Circuits Syst (ICGCS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350017"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2304834"},{"key":"ref35","first-page":"266","article-title":"A 128~2048\/1536 point FFT hardware implementation with output pruning","author":"ayhan","year":"2014","journal-title":"Proc 22nd Eur Signal Process Conf (EUSIPCO)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835815"},{"key":"ref11","first-page":"1","article-title":"Twiddle factor transformation for pipelined FFT processing","author":"park","year":"2007","journal-title":"Proc 25th Int Conf Comput Design (ICCD)"},{"key":"ref12","first-page":"2530","article-title":"Pipelined structure based on radix-22 FFT algorithm","author":"bi","year":"2011","journal-title":"Proc IEEE Ind Electron Appl Conf"},{"key":"ref13","first-page":"489","article-title":"Multiplier-less based architecture for variable-length FFT hardware implementation","author":"cuong","year":"2012","journal-title":"Proc Intl Conf Communications and Electronics (ICCE)"},{"key":"ref14","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","author":"he","year":"1998","journal-title":"Proc URSI Int Symp Signals Syst Electron (ISSSE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853949"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.910771"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEI.2009.5254734"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5373805"},{"key":"ref19","first-page":"246","article-title":"A configurable FFT processor","author":"he","year":"2010","journal-title":"IET 3rd Int Conf on Wireless Mobile and Multimedia Netw ICWMNN"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1981.1163631"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2544838"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2015.7251982"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2007.379470"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451037"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1986.1164826"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIECI.1978.351511"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1205465"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052211"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180313"},{"key":"ref9","first-page":"342","article-title":"A 0.27 V 30 MHz 17.7 nJ\/transform 1024-pt complex FFT core with super-pipelining","author":"seok","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","first-page":"766","article-title":"A new approach to pipeline FFT processor","author":"he","year":"1996","journal-title":"Proc 10th Int Parallel Process Symp (IPPS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"ref22","first-page":"1206","article-title":"A high-speed two-parallel radix-24 FFT\/IFFT processor for MB-OFDM UWB systems","volume":"91","author":"jeesung","year":"2008","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"key":"ref21","first-page":"960","article-title":"A high-speed four-parallel radix-24 FFT\/IFFT processor for UWB applications","author":"shin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2010.5604921"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEV.2013.6572680"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1978.1163084"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7934110\/07855631.pdf?arnumber=7855631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:35Z","timestamp":1642004075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7855631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":36,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2654451","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}