{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:16:18Z","timestamp":1761718578266,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tcsi.2017.2682195","type":"journal-article","created":{"date-parts":[[2017,4,3]],"date-time":"2017-04-03T16:46:31Z","timestamp":1491237991000},"page":"1903-1913","source":"Crossref","is-referenced-by-count":12,"title":["A 25mW Highly Linear Continuous-Time FIR Equalizer for 25Gb\/s Serial Links in 28-nm CMOS"],"prefix":"10.1109","volume":"64","author":[{"given":"Fabrizio","family":"Loi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Mammei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simone","family":"Erba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6328-0431","authenticated-orcid":false,"given":"Matteo","family":"Bassi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0278-1942","authenticated-orcid":false,"given":"Andrea","family":"Mazzanti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2477015"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref33","first-page":"60","article-title":"A 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14nm CMOS","author":"kim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref32","first-page":"116","article-title":"A 64Gb\/s PAM-4 transmitter with 4-taps-FFE and 2.26 pJ\/bit energy efficiency in \n$28\\mu $\nm CMOS FDSOI","author":"steffan","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074674"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870897"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"journal-title":"Optical Interconnect Forum","year":"2016","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883336"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011138"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"ref13","first-page":"273","article-title":"A 5–20 Gb\/s power scalable adaptive linear equalizer using edge counting","author":"lin","year":"2014","journal-title":"Proc Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746353"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071431"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.857108"},{"key":"ref4","first-page":"28","article-title":"A 32Gb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS","author":"parikh","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"113","article-title":"A 18mW 10Gbps continuous-time FIR equalizer for wired line data communications in \n$0.12\\mu $\nm CMOS","author":"liu","year":"2009","journal-title":"Proc Custom Integr Circuits Conf (CICC)"},{"key":"ref3","first-page":"1","article-title":"multi-standard 185fsrms 0.3-to-28Gb\/s 40dB backplane signal conditioner with adaptive pattern-match 36-Tap DFE and data-rate-adjustment PLL in 28nm CMOS","author":"kawamoto","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2015.7337765"},{"key":"ref5","first-page":"38","article-title":"28Gb\/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS","author":"kimura","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2340574"},{"journal-title":"Cisco Visual Networking Index Forecast and Methodology 2014–2019","year":"2016","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417904"},{"key":"ref22","first-page":"330","article-title":"A 7-tap transverse analog-FIR filter in \n$0.13~\\mu $\nm CMOS for equalization of 10 Gb\/s fiber-optic data systems","author":"reynolds","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819084"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875293"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870915"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345770"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7956380\/07891539.pdf?arnumber=7891539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:43Z","timestamp":1641987523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7891539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":41,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2682195","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}