{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:42:51Z","timestamp":1775666571955,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004721","name":"VLSI Design and Education Center, University of Tokyo in collaboration with Cadence Design Systems, Inc. and Mentor Graphics, Inc., JSPS KAKENHI","doi-asserted-by":"publisher","award":["JP15H01679"],"award-info":[{"award-number":["JP15H01679"]}],"id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tcsi.2017.2682320","type":"journal-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T14:30:25Z","timestamp":1491575425000},"page":"2026-2035","source":"Crossref","is-referenced-by-count":41,"title":["An 80-mV-to-1.8-V Conversion-Range Low-Energy Level Shifter for Extremely Low-Voltage VLSIs"],"prefix":"10.1109","volume":"64","author":[{"given":"Ryo","family":"Matsuzuka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1997-5097","authenticated-orcid":false,"given":"Tetsuya","family":"Hirose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuzuru","family":"Shizuku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyohei","family":"Shinonaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobutaka","family":"Kuroki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Numa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169305"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345295"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043471"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2010.936667"},{"key":"ref12","first-page":"394","article-title":"A 0.15 V-input energy-harvesting charge pump with switching body biasing and adaptive dead-time for efficiency improvement","author":"kim","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"300","article-title":"Integrated capacitive power-management circuit for thermal harvesters with output power 10 to 1000 \n$\\mu $\n W","author":"doms","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"255","article-title":"A 0.21-V minimum input, 73.6% maximum efficiency, fully integrated 3-terminal voltage converter with MPPT for low-voltage energy harvesters","author":"ozaki","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387486"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582857"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221217"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346788"},{"key":"ref28","first-page":"990","article-title":"A 65 nm single stage 28 fJ\/cycle 0.12 to 1.2 V level-shifter","author":"mohammadi","year":"2014","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref4","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2406354"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref6","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref29","first-page":"312","article-title":"A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic","author":"shao","year":"2007","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585930"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref2","first-page":"330","article-title":"A 0.5 V 54 \n$\\mu $\nW ultra-low-power recognition processor with 93.5% accuracy geometric vocabulary tree and 47.5% database compression","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180588"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223971"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043302"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044899"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981290"},{"key":"ref24","first-page":"188","article-title":"LC2: Limited contention level converter for robust wide-range voltage conversion","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191320"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295015"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231037"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7992992\/07894273.pdf?arnumber=7894273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:36Z","timestamp":1641987576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7894273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2682320","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}