{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:52:38Z","timestamp":1764402758641,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education - Singapore","doi-asserted-by":"publisher","award":["MOE2014-T2-1-161","MOE2014-T2-2-158"],"award-info":[{"award-number":["MOE2014-T2-1-161","MOE2014-T2-2-158"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tcsi.2017.2687059","type":"journal-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T18:30:25Z","timestamp":1491589825000},"page":"2073-2085","source":"Crossref","is-referenced-by-count":23,"title":["A Novel Framework to Estimate the Path Delay Variability On the Back of an Envelope via the Fan-Out-of-4 Metric"],"prefix":"10.1109","volume":"64","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342932"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857400"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783333"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"ref37","first-page":"310","article-title":"A 360 mW 105 Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes enabling satellite-transmission portable devices","author":"urard","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref36","article-title":"PRESENT: An ultra-lightweight block cipher","volume":"4727","author":"bogdanov","year":"0","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref35","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-01997-0","author":"alioto","year":"2015","journal-title":"Flip-Flop Design in Nanometer CMOS From High Speed to Low Energy"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2157843"},{"journal-title":"Matching Properties of Deep Sub-Micron MOS Transistors","year":"2005","author":"croon","key":"ref40"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2359","DOI":"10.1109\/TVLSI.2015.2501370","article-title":"A skew-normal canonical model for statistical static timing analysis","volume":"24","author":"ramprasath","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2108030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2010.5510277"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049042"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629949"},{"journal-title":"Signoff summit An update on OCV AOCV SOCV and statistical timing Cadence Blog","year":"2013","author":"goering","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747937"},{"key":"ref18","first-page":"1","article-title":"A slew\/load-dependent approach to single-variable statistical delay modeling","author":"bautz","year":"2014","journal-title":"Proc IEEE TAU Workshop"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657079"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/26.477480"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.8"},{"journal-title":"Probability & Statistics for Engineers & Scientists","year":"2006","author":"walpole","key":"ref27"},{"key":"ref3","first-page":"132","author":"gammie","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"journal-title":"Design for Manufacturability and Statistical Design A Constructive Approach","year":"2008","author":"orshansky","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2124477"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref20","first-page":"1","article-title":"VARIUS-NTV: A microarchitectural model of process variation for near-threshold computing","author":"karpuzcu","year":"2012","journal-title":"Proc IEEE\/IFIP Int Conf Dependable Syst Netw (DSN)"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref22"},{"journal-title":"The fanout-of-4 inverter delay metric","year":"2017","author":"harris","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2057230"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2518864"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7992992\/07894172.pdf?arnumber=7894172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,23]],"date-time":"2023-08-23T01:53:29Z","timestamp":1692755609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7894172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2687059","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}