{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T14:06:10Z","timestamp":1788962770435,"version":"build-2803163510"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea grant funded by the Korean Government (MSIP)","doi-asserted-by":"publisher","award":["2015M3D1A1070465"],"award-info":[{"award-number":["2015M3D1A1070465"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea grant funded by the Korean Government (MSIP)","doi-asserted-by":"publisher","award":["2016R1A2B4015329"],"award-info":[{"award-number":["2016R1A2B4015329"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tcsi.2017.2691354","type":"journal-article","created":{"date-parts":[[2017,4,25]],"date-time":"2017-04-25T14:40:12Z","timestamp":1493131212000},"page":"2036-2048","source":"Crossref","is-referenced-by-count":55,"title":["Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling"],"prefix":"10.1109","volume":"64","author":[{"given":"Kyungho","family":"Shin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Woong","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318518"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296137"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2589118"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187551"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393930"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362842"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213513"},{"key":"ref6","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in High-k metal-gate with assist circuitry for low-leakage and low-V\n$_{MIN}$\n applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref5","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336531"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"},{"key":"ref21","first-page":"118c","article-title":"A 20 nm 0.6 V \n$2.1~\\mu $\n W\/MHz 128kb SRAM with no half select issue by interleave wordline and hierarchical bitline scheme","author":"fujiwara","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref24","first-page":"350","article-title":"A 512 kb 8T SRAM macro operating down to 0.57 V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45 nm SOI CMOS","author":"qazi","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.923435"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7992992\/07911278.pdf?arnumber=7911278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:36Z","timestamp":1641987576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7911278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":25,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2691354","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}