{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:16Z","timestamp":1740139516695,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF#1417323"],"award-info":[{"award-number":["CCF#1417323"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcsi.2017.2695478","type":"journal-article","created":{"date-parts":[[2017,6,26]],"date-time":"2017-06-26T18:08:21Z","timestamp":1498500501000},"page":"2401-2413","source":"Crossref","is-referenced-by-count":1,"title":["Clock Data Compensation Aware Digital Circuits Design for Voltage Margin Reduction"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2039-3772","authenticated-orcid":false,"given":"Taesik","family":"Na","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4434-4318","authenticated-orcid":false,"given":"Jong Hwan","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"journal-title":"Leon3 Processor","year":"2017","key":"ref13"},{"journal-title":"Opencores","year":"2017","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012890"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916454"},{"key":"ref17","first-page":"121","article-title":"Fast, accurate prediction of PLL jitter induced by power grid noise","author":"lai","year":"2004","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2013.6703486"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"ref3","first-page":"507","article-title":"Reconfigurable \n$96\\times 128$\n active pixel sensor with \n$2.1~\\mu $\nW\/mm2 power generation and regulated multi-domain power delivery for self-powered imaging","author":"ahmed","year":"2016","journal-title":"Proc 42nd Eur Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784476"},{"key":"ref5","first-page":"1","article-title":"The Internet of Things: An overview","author":"rose","year":"2015","journal-title":"The Internet Society"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AVSS.2016.7738054"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/jsan1030217"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref20","first-page":"281","article-title":"Behavioral modeling of timing slack variation in digital circuits due to power supply noise","author":"na","year":"2016","journal-title":"Proc Design Autom Test Eur (DATE)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8017677\/7959082-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8017677\/07959082.pdf?arnumber=7959082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:37Z","timestamp":1649443897000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7959082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2695478","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}