{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:54:59Z","timestamp":1778604899812,"version":"3.51.4"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fermi National Accelerator Laboratory"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tcsi.2017.2704023","type":"journal-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T18:08:50Z","timestamp":1496081330000},"page":"2835-2843","source":"Crossref","is-referenced-by-count":24,"title":["A Temperature Compensated Triple-Path PLL With $K_{\\mathrm {VCO}}$ Non-Linearity Desensitization Capable of Operating at 77 K"],"prefix":"10.1109","volume":"64","author":[{"given":"Tianwei","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7569-4081","authenticated-orcid":false,"given":"Xiaoran","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoying","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping","family":"Gui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2015.7337736"},{"key":"ref11","article-title":"Calibration of phase locked loop parameters based on static band information","author":"vancorenland","year":"2010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239114"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848037"},{"key":"ref14","article-title":"Fibre channel methodologies for jitter and signal quality specification","author":"ham","year":"2005"},{"key":"ref15","article-title":"Effects of temperature on the performance and stability of recent COTS silicon oscillators","author":"patterson","year":"2010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092110"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2433793"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2014.6965321"},{"key":"ref5","first-page":"1","article-title":"A 10 GHz frequency-drift temperature compensated LC VCO with fast-settling low-noise voltage regulator in \n$0.13~\\mu$\nm CMOS","author":"akima","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2148570"},{"key":"ref7","first-page":"1","article-title":"A 5.6 GHz to 11.5 GHz DCO for digital dual loop CDRs","author":"titus","year":"2011","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2279175"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2203828"},{"key":"ref9","first-page":"101","article-title":"A 12 GHz 67% tuning range 0.37 ps RJrms PLL with LC-VCO temperature compensation scheme in \n$0.13~\\mu$\nm CMOS","author":"you","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8082393\/7935419-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8082393\/07935419.pdf?arnumber=7935419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:38Z","timestamp":1649443898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7935419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2704023","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}