{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T07:46:44Z","timestamp":1773388004311,"version":"3.50.1"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF-SRC E2CDA"},{"name":"NSF NCN NEEDS"},{"DOI":"10.13039\/100015269","name":"Stanford SystemX Alliance","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100015269","id-type":"DOI","asserted-by":"crossref"}]},{"name":"STARnet SONIC"},{"name":"Member Companies through the Stanford Non-Volatile Memory Technology Research Initiative"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcsi.2017.2709812","type":"journal-article","created":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T18:21:44Z","timestamp":1497637304000},"page":"2263-2273","source":"Crossref","is-referenced-by-count":63,"title":["Resistive RAM-Centric Computing: Design and Modeling Methodology"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3393-9252","authenticated-orcid":false,"given":"Haitong","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tony F.","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-016-1260-1"},{"key":"ref38","first-page":"1","article-title":"Random soft error suppression by stoichiometric engineering: CMOS compatible and reliable 1 Mb HfO2-ReRAM with 2 extra masks for embedded IoT systems","author":"ho","year":"2016","journal-title":"Proc Symp VLSI Technol"},{"key":"ref33","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref31","first-page":"729","article-title":"10 $\\times$ 10 nm2 Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref30","first-page":"1","article-title":"Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838030"},{"key":"ref36","first-page":"1","article-title":"Advanced a-VMCO resistive switching memory through inner interface engineering with wide (> $10^{2}$ ) on\/off window, tunable $\\mu $ A-range switching current and excellent variability","author":"govoreanu","year":"2016","journal-title":"Proc Symp VLSI Technol"},{"key":"ref35","first-page":"5","article-title":"1 Kbit FINFET dielectric (FIND) RRAM in pure 16 nm FinFET CMOS logic process","author":"pan","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref34","first-page":"210","article-title":"A 130.7 mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","first-page":"31","article-title":"High-K metal gate contact RRAM (CRRAM) in pure 28 nm CMOS logic process","author":"shen","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref29","first-page":"1","article-title":"Forming-free nitrogen-doped AlOX RRAM with sub- $\\mu $ A programming current","author":"kim","year":"2011","journal-title":"Proc Symp VLSI Technol"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-efficient abundant-data computing: The N3XT 1,000x","volume":"48","author":"aly","year":"2015","journal-title":"Computer"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref20","first-page":"75","article-title":"Dynamic ‘hour glass’ model for SET and RESET in HfO2 RRAM","author":"degraeve","year":"2012","journal-title":"Proc Symp VLSI Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2325531"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1039\/c1nr10557d"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934624"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838428"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724685"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref59","first-page":"79","article-title":"Europarl: A parallel corpus for statistical machine translation","author":"koehn","year":"2005"},{"key":"ref58","first-page":"1799","article-title":"Corpus portal for search in monolingual corpora","author":"quasthoff","year":"2006","journal-title":"Proc Int Conf Lang Res Eval (LREC)"},{"key":"ref57","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TED.2014.2311655","article-title":"3-D cross-point array operation on AlOy\/HfOx -based vertical resistive switching memory","volume":"61","author":"gao","year":"2014","journal-title":"IEEE Trans Electron Devices"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573431"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330200"},{"key":"ref54","first-page":"30","article-title":"Intrinsic switching variability in HfO2 RRAM","author":"fantini","year":"2013","journal-title":"Proc 5th IEEE IMW"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184545"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref10","first-page":"8326","article-title":"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM","author":"kang","year":"2014","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816012"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158294"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201301940"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201102597"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184544"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555801"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref6","first-page":"497","article-title":"HfOx based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector","author":"chen","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131654"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref9","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref46","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2422999"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724673"},{"key":"ref47","first-page":"166","article-title":"Self-rectifying bipolar TaOx\/TiO2 RRAM with superior endurance over $10^{12}$ cycles for 3D high-density storage-class memory","author":"hsu","year":"2013","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362713"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190665"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8017677\/7950949-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8017677\/07950949.pdf?arnumber=7950949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:37Z","timestamp":1649443897000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7950949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":59,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2709812","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}