{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T03:30:10Z","timestamp":1752550210418,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tcsi.2017.2719053","type":"journal-article","created":{"date-parts":[[2017,7,21]],"date-time":"2017-07-21T18:27:18Z","timestamp":1500661638000},"page":"130-140","source":"Crossref","is-referenced-by-count":11,"title":["A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical\u2013Horizontal Common Sub-Expression Elimination Algorithm"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3422-7655","authenticated-orcid":false,"given":"Indranil","family":"Hatai","sequence":"first","affiliation":[]},{"given":"Indrajit","family":"Chakrabarti","sequence":"additional","affiliation":[]},{"given":"Swapna","family":"Banerjee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169308"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.06.006"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3055"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244328"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278331"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251958"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2009.2036384"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088142"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035548"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907064"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2321171"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504922"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388838"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512742"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2203745"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009135"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950334"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2377412"},{"key":"ref8","article-title":"Multiplier less multiple constant multiplications","volume":"3","author":"voronenko","year":"2007","journal-title":"J ACM Trans Algorithms"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527700"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268551"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2263813"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2014.07.019"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2324418"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2348072"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865299"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865142"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043585"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"2007","author":"parhi","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8248584\/07987781.pdf?arnumber=7987781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:00Z","timestamp":1642004880000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7987781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":32,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2719053","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}