{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,4]],"date-time":"2026-09-04T16:41:12Z","timestamp":1788540072515,"version":"build-2803163510"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia, Portugal, through the Carnegie Mellon Portugal Program","doi-asserted-by":"publisher","award":["UID\/CEC\/50021\/2013"],"award-info":[{"award-number":["UID\/CEC\/50021\/2013"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia, Portugal, through the Carnegie Mellon Portugal Program","doi-asserted-by":"publisher","award":["SFRH\/BD\/51902\/2012"],"award-info":[{"award-number":["SFRH\/BD\/51902\/2012"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006503","name":"Intelligence Advanced Research Program Agency and Space and Naval Warfare Systems Center Pacific Program Manager Carl McCants","doi-asserted-by":"publisher","award":["N66001-12-C-2008"],"award-info":[{"award-number":["N66001-12-C-2008"]}],"id":[{"id":"10.13039\/100006503","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tcsi.2017.2723799","type":"journal-article","created":{"date-parts":[[2017,7,27]],"date-time":"2017-07-27T14:08:27Z","timestamp":1501164507000},"page":"458-470","source":"Crossref","is-referenced-by-count":42,"title":["Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCs"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4833-0159","authenticated-orcid":false,"given":"Shaolong","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taimur","family":"Rabuske","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7108-9522","authenticated-orcid":false,"given":"Jeyanandh","family":"Paramesh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jorge","family":"Fernandes","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337236"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177006"},{"key":"ref36","first-page":"413","article-title":"A 10-b 750 \n$\\mu $\nW 200 MS\/s fully dynamic single-channel SAR ADC in 40 nm CMOS","author":"tang","year":"2016","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2559513"},{"key":"ref34","first-page":"417","article-title":"A 1.4 mW 8 b 350 MS\/s loop-unrolled SAR ADC with background offset calibration in 40nm CMOS","author":"ragab","year":"2016","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref11","first-page":"1","article-title":"Single-channel, 1.25-GS\/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40 nm-CMOS","author":"jiang","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2548486"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916613"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617625"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157255"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.jspi.2011.08.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2204543"},{"key":"ref27","first-page":"209","article-title":"The distribution of a linear combination of two correlated chi-square variables","volume":"36","author":"joarder","year":"2013","journal-title":"Revista Colombiana de Estadistica"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"ref6","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW \n$64\\times $\n interleaved SAR ADC in 32 nm digital SOI CMOS","volume":"57","author":"kull","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","author":"mood","year":"1974","journal-title":"Introduction to the Theory of Statistics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452372"},{"key":"ref7","first-page":"260c","article-title":"A 35 mW 8 b 8.8 GS\/s SAR ADC with low-power capacitive reference buffers in 32 nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330694"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1201\/9781420035223"},{"key":"ref21","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","volume":"53","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","author":"mathai","year":"1992","journal-title":"Quadratic Forms in Random Variables"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0861-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.2307\/2333533"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.2307\/2332542"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8270698\/07994614.pdf?arnumber=7994614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:28:13Z","timestamp":1641986893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7994614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2723799","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}