{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:00:17Z","timestamp":1783526417064,"version":"3.55.0"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcsi.2017.2728802","type":"journal-article","created":{"date-parts":[[2017,8,4]],"date-time":"2017-08-04T18:26:06Z","timestamp":1501871166000},"page":"3126-3137","source":"Crossref","is-referenced-by-count":62,"title":["Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design"],"prefix":"10.1109","volume":"64","author":[{"given":"Bianca","family":"Silveira","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brunno","family":"Abreu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5019-3715","authenticated-orcid":false,"given":"Claudio Machado","family":"Diniz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduardo Antonio Cesar","family":"da Costa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841202"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519042"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2015.7393032"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9971-z"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2011.5750276"},{"key":"ref37","year":"2017","journal-title":"x264 the best H 264\/AVC encoder"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347604"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820316"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644880"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-016-0572-4"},{"key":"ref62","first-page":"2091","article-title":"High-throughput interpolation hardware architecture with coarse-grained reconfigurable datapaths for hevc","author":"diniz","year":"2013","journal-title":"Proc IEEE Int Conf Image Process (ICIP)"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577374"},{"key":"ref63","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746388"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.381726"},{"key":"ref65","year":"2017","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref66","author":"bjontegaard","year":"2001","journal-title":"Calculation of average PSNR Differences between RDcurves"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751881"},{"key":"ref67","author":"bossen","year":"2013","journal-title":"Common Test Conditions and Software Configurations"},{"key":"ref2","year":"2017","journal-title":"Advanced Video Coding for Generic Audiovisual Services Series H Audiovisual and Multimedia Systems Infrastructure of Audiovisual Services Coding of Moving Video"},{"key":"ref1","year":"2017","journal-title":"Series H Audiovisual and Multimedia Systems - Infrastructure of Audiovisual Services - Coding of Moving Video - High Efficiency Video Coding"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182087"},{"key":"ref22","year":"2017","journal-title":"White Paper Low-Power Synthesis Option"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0765-6"},{"key":"ref24","year":"2017","journal-title":"Manual Encounter RTL Compiler Synthesis Flow"},{"key":"ref23","year":"2017","journal-title":"Cadence EDA tools"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.877150"},{"key":"ref25","first-page":"45","author":"chadha","year":"2013","journal-title":"Power Analysis in ASICs"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2389472"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519017"},{"key":"ref59","first-page":"1","article-title":"A high performance VLSI architecture for integer motion estimation in HEVC","author":"yuan","year":"2013","journal-title":"Proc of IEEE Int Conf on ASIC (ASICON)"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/CCE.2016.7562635"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ANDESCON.2016.7836203"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025246"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675269"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-015-0516-4"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"106","DOI":"10.29292\/jics.v11i2.435","article-title":"Hardware implementation for the HEVC fractional motion estimation targeting real-time and low-energy","volume":"11","author":"afonso","year":"2016","journal-title":"J Integr Circuits Syst"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916681"},{"key":"ref12","year":"2017","journal-title":"HEVC x265 Encoder"},{"key":"ref13","year":"2017","journal-title":"HEVC Test Model (HM) v 16 7"},{"key":"ref14","year":"0","journal-title":"Gprof Profiler"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2511858"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2007.370924"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642679"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738381"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2513664"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595560"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820302"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372567"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2633408"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293136"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0342-9"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2013.55"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2014.2351111"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2011.5750279"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"78","DOI":"10.29292\/jics.v5i1.312","article-title":"Motion estimation architecture using efficient adder-compressors for HDTV video coding","volume":"5","author":"porto","year":"2010","journal-title":"J Integr Circuits Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738410"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.0936"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8119588\/08002592.pdf?arnumber=8002592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,31]],"date-time":"2022-07-31T20:26:42Z","timestamp":1659299202000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8002592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":67,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2728802","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}