{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:51:13Z","timestamp":1761562273361,"version":"3.41.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcsi.2017.2734689","type":"journal-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T18:09:39Z","timestamp":1502734179000},"page":"3103-3114","source":"Crossref","is-referenced-by-count":17,"title":["Networks-on-Chip With Double-Data-Rate Links"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6151-9242","authenticated-orcid":false,"given":"Anastasios","family":"Psarras","sequence":"first","affiliation":[]},{"given":"Savvas","family":"Moisidis","sequence":"additional","affiliation":[]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-7865","authenticated-orcid":false,"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968506"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488850"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038245"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073832"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903010"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492733"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364667"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-4301-8","author":"dimitrakopoulos","year":"2015","journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555312"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref6","article-title":"On-chip interconnect trade-offs for tera-scale many-core processors","author":"azimi","year":"2011","journal-title":"Designing Network On-Chip Architectures in the Nanoscale Era"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2428699"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"ref7","first-page":"79","article-title":"A 2 Tb\/s $6\\times 4$ mesh network with DVFS and 2.3 Tb\/s\/W router in 45 nm CMOS","author":"salihundam","year":"2010","journal-title":"Proc VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.05.005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"journal-title":"Automating front-end SoC design with NetSpeed’s on-chip network IP","year":"2015","author":"halfhill","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283796"},{"key":"ref21","first-page":"417","article-title":"A new design of double edge triggered flip-flops","author":"wu","year":"1998","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.116"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8119588\/08010329.pdf?arnumber=8010329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T22:48:17Z","timestamp":1750805297000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2734689","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}