{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:47:27Z","timestamp":1747975647988,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcsi.2017.2737642","type":"journal-article","created":{"date-parts":[[2017,8,17]],"date-time":"2017-08-17T18:11:45Z","timestamp":1502993505000},"page":"3192-3201","source":"Crossref","is-referenced-by-count":7,"title":["Design and Modeling of Serial Data Transceiver Architecture by Employing Multi-Tone Single-Sideband Signaling Scheme"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3680-8816","authenticated-orcid":false,"given":"Gain","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Barailler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiarash","family":"Gharibdoust","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref11","first-page":"228c","article-title":"A 5.9 mW\/Gb\/s 7 Gb\/s\/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32 nm SOI CMOS","author":"cevrero","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364271"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168957"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"588","DOI":"10.1109\/TVLSI.2014.2314147","article-title":"An 11.5 Gb\/s 1\/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS","volume":"23","author":"kim","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614349"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref4","first-page":"455","article-title":"A 3.5 pJ\/bit 8-tap-feed-forward 8-tap-decision feedback digital equalizer for 16 Gb\/s I\/Os","author":"toifl","year":"2014","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref6","first-page":"288","article-title":"10 Gb\/s serial I\/O receiver based on variable reference ADC","author":"chen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313850"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417906"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278353"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917520"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/JSSC.2015.2504410","article-title":"A $4\\times 9$ Gb\/s 1 pJ\/b hybrid NRZ\/multi-tone I\/O with crosstalk and ISI reduction for dense interconnects","volume":"51","author":"gharibdoust","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803923"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338373"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8119588\/08012494.pdf?arnumber=8012494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:09Z","timestamp":1642004649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8012494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2737642","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}