{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:48Z","timestamp":1740139488900,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CAP, Universidad de la Rep\u00fablica"},{"name":"Stic-Amsud RELEMED Project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcsi.2017.2747480","type":"journal-article","created":{"date-parts":[[2017,9,13]],"date-time":"2017-09-13T18:09:03Z","timestamp":1505326143000},"page":"3081-3091","source":"Crossref","is-referenced-by-count":4,"title":["Optimum nMOS\/pMOS Imbalance for Energy Efficient Digital Circuits"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6721-1855","authenticated-orcid":false,"given":"Francisco","family":"Veirano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1205-8595","authenticated-orcid":false,"given":"Fernando","family":"Silveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118319"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC–DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631640"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034476"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838617"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref28","first-page":"424","article-title":"Ultra-wide body-bias range LDPC decoder in 28 nm UTBB FDSOI technology","author":"flatresse","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"ref27","first-page":"1","article-title":"Performance analysis of multi- $V_{T}$ design solutions in 28 nm UTBB FD-SOI technology","author":"pelloux-prayer","year":"2013","journal-title":"Proc IEEE SOI-3D-Subthreshold Microelectron Technol Unified Conf"},{"key":"ref3","first-page":"154","article-title":"A 2.60 pJ\/inst subthreshold sensor processor for optimal energy efficiency","author":"zhai","year":"2006","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.10.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165578"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594240"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043407"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833694"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629305"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2017.7948060"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8119588\/08036395.pdf?arnumber=8036395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:09Z","timestamp":1642004649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8036395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2747480","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}