{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:47:37Z","timestamp":1749703657936,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Ministry of Education - Singapore","doi-asserted-by":"publisher","award":["MOE2014-T2-2-158"],"award-info":[{"award-number":["MOE2014-T2-2-158"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcsi.2017.2749522","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T18:09:23Z","timestamp":1506535763000},"page":"1269-1278","source":"Crossref","is-referenced-by-count":29,"title":["Dynamic Reference Voltage Sensing Scheme for Read Margin Improvement in STT-MRAMs"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0499-2938","authenticated-orcid":false,"given":"Quang-Kien","family":"Trinh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISQED.2012.6187506"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IMW.2015.7150282"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2016.2606438"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TVLSI.2015.2453192"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TVLSI.2013.2239671"},{"year":"2006","author":"walpole","journal-title":"Probability and Statistics for Engineers and Scientists","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/SISPAD.2011.6035047"},{"year":"2013","author":"fong","journal-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1038\/nmat1257"},{"key":"ref19","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEDM Tech Dig"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JETCAS.2016.2547702"},{"year":"2013","journal-title":"International Technology Roadmap for Semiconductors","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2011.2170778"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2003.818145"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2010.2088143"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2004.825251"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2463585.2463589"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2013.2272587"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TCSI.2016.2582203"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TMAG.2010.2042041"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/CICC.2011.6055315"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/INTMAG.2015.7156502"},{"key":"ref24","first-page":"731","article-title":"An overview of nonvolatile memory technology and the implication for tools and architectures","author":"li","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"year":"2011","author":"weste","journal-title":"CMOS VLSI Design","key":"ref23"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1016\/B978-075067907-7\/50015-7"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/JSSC.1989.572629"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8314245\/08052158.pdf?arnumber=8052158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:47Z","timestamp":1642004747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8052158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2749522","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}