{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:28:50Z","timestamp":1745386130385,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Education","award":["NRF-2015R1D1A1A01058856"],"award-info":[{"award-number":["NRF-2015R1D1A1A01058856"]}]},{"name":"MOTIE Ministry of Trade Industry Energy","award":["10080594"],"award-info":[{"award-number":["10080594"]}]},{"name":"KSRC Korea Semiconductor Research Consortium support program for the development of the future semiconductor device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcsi.2017.2750702","type":"journal-article","created":{"date-parts":[[2017,9,25]],"date-time":"2017-09-25T18:11:40Z","timestamp":1506363100000},"page":"3160-3171","source":"Crossref","is-referenced-by-count":10,"title":["BIRA With Optimal Repair Rate Using Fault-Free Memory Region for Area Reduction"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6956-0223","authenticated-orcid":false,"given":"Chang-Hyun","family":"Oh","sequence":"first","affiliation":[]},{"given":"Sae-Eun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182217"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"786","DOI":"10.1109\/TCAD.2013.2296538","article-title":"A new fuse architecture and a new post-share redundancy scheme for yield enhancement in 3-D-stacked memories","volume":"33","author":"lee","year":"2014","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2971481"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref13","first-page":"83","article-title":"A $128\\times 128$ b high-speed wide-AND match-line content addressable memory in 32 nm CMOS","author":"agarwal","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.25"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809515"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316733"},{"key":"ref18","first-page":"1","article-title":"A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1 ns search time","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"journal-title":"$8K \\times 8$ Bit Fast Static RAM","year":"1995","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"article-title":"Built-in-redundancy analysis using RAM","year":"2009","author":"ma","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774885"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606499"},{"key":"ref2","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref9","first-page":"1","article-title":"Global built-in self-repair for 3D memories with redundancy sharing and parallel testing","author":"wang","year":"2011","journal-title":"Proc IEEE Int 3D Syst Integr Conf (3DIC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804008"},{"journal-title":"$256K \\times 4$ -Bit Dynamic RAM HYB514256B Datasheet","year":"1998","key":"ref20"},{"key":"ref22","first-page":"2174","article-title":"Optimized built-in self-repair for multiple memories","volume":"24","author":"kang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2523499"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0210.0032"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.09.0209.0024"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8119588\/08049299.pdf?arnumber=8049299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:08Z","timestamp":1642004648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8049299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2750702","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}