{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T23:59:51Z","timestamp":1773532791376,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcsi.2017.2756878","type":"journal-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T18:14:13Z","timestamp":1507832053000},"page":"1174-1184","source":"Crossref","is-referenced-by-count":14,"title":["An Analogue Neuromorphic Co-Processor That Utilizes Device Mismatch for Learning Applications"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1240-6214","authenticated-orcid":false,"given":"Chetan Singh","family":"Thakur","sequence":"first","affiliation":[]},{"given":"Runchun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Tara Julia","family":"Hamilton","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4445-973X","authenticated-orcid":false,"given":"Ralph","family":"Etienne-Cummings","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1969-851X","authenticated-orcid":false,"given":"Jonathan","family":"Tapson","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6140-017X","authenticated-orcid":false,"given":"Andre","family":"van Schaik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008292213687"},{"key":"ref32","author":"wang","year":"2015","journal-title":"A neuromorphic hardware architecture using the neural engineering framework for pattern recognition"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28487-7"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.891626"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2012.01.042"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.67"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2310713"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2306061"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2005.12.126"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169319"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2015.7348416"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558842"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.02.008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.conb.2010.03.007"},{"key":"ref27","author":"eliasmith","year":"2003","journal-title":"Neural Engineering Computation Representation and Dynamics in Neurobiological Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865519"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0807744105"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/332308a0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.2539-11.2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature12160"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.852238"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2006.4785860"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512743"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF02407108"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1250.001.0001","author":"liu","year":"2002","journal-title":"Analog VLSI Circuits and Principles"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280591"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112524"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1162\/0899766053630332"},{"key":"ref25","author":"thakur","year":"2015","journal-title":"An online learning algorithm for neuromorphic hardware implementation"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8314245\/08066436.pdf?arnumber=8066436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:47Z","timestamp":1642004747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":33,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2756878","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}