{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:02Z","timestamp":1761324122420,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcsi.2017.2757036","type":"journal-article","created":{"date-parts":[[2017,10,17]],"date-time":"2017-10-17T19:33:37Z","timestamp":1508268817000},"page":"1349-1362","source":"Crossref","is-referenced-by-count":83,"title":["An Architecture to Accelerate Convolution in Deep Neural Networks"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3274-2394","authenticated-orcid":false,"given":"Arash","family":"Ardakani","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3050-036X","authenticated-orcid":false,"given":"Carlo","family":"Condo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1334-7148","authenticated-orcid":false,"given":"Mehdi","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1145\/2744769.2744788"},{"key":"ref38","first-page":"1","article-title":"Reading digits in natural images with unsupervised feature learning","author":"netzer","year":"2011","journal-title":"Proc NIPS Workshop on Deep Learning and Unsupervised Feature Learning"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/ISSCC.2017.7870350"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/1498765.1498785"},{"key":"ref31","first-page":"1","article-title":"CACTI 6.0: A tool to model large caches","author":"labs","year":"0"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1145\/3007787.3001177"},{"key":"ref37","first-page":"1","article-title":"Learning multiple layers of features from tiny images","author":"krizhevsky","year":"2009"},{"year":"2015","author":"chollet","journal-title":"Keras","key":"ref36"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1145\/2733373.2807412"},{"key":"ref34","first-page":"246","article-title":"Envision: A 0.26-to-10 TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1162\/neco.1989.1.4.541"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/TCSII.2017.2652982"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCV.2015.173"},{"key":"ref12","first-page":"1","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2016","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref13","first-page":"1","article-title":"Sparsely-connected neural networks: Towards efficient VLSI implementation of deep neural networks","author":"ardakani","year":"2016","journal-title":"Proc Int Conf Learn Represent (ICLR)ICLR"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2016.2616357"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2016.2636225"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.23919\/DATE.2017.7927142"},{"key":"ref17","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagation","author":"courbariaux","year":"2015","journal-title":"Advances in Neural IInformation Processing Systems"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISSCC.2016.7418007"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCAD.2015.2474396"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/VLSIC.2016.7573525"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TPAMI.2011.155"},{"key":"ref27","first-page":"1","article-title":"A 1.40 mm2 141 mW 898 GOPS sparse neuromorphic processor in 40 nm CMOS","author":"knag","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2809695.2809711"},{"key":"ref6","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"year":"2015","journal-title":"DDR4 SDRAM for Automotive","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2699343.2699349"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref7","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"abs 1409 1556","author":"simonyan","year":"2014","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3007787.3001163"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CVPR.2016.90"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1038\/nature14539"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/SiPS.2016.61"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISTC.2016.7593108"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TVLSI.2017.2654298"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1145\/3079856.3080246"},{"year":"2010","author":"lecun","journal-title":"MNIST Handwritten Digit Database","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/MICRO.2014.58"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/IECON.2008.4758340"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TCSVT.2016.2592330"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/2742060.2743766"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8314245\/08070363.pdf?arnumber=8070363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:47Z","timestamp":1642004747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8070363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2757036","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}