{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:01:20Z","timestamp":1761663680926,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003662","name":"IT R&D Program of MOTIE\/KEIT through Design technology development of ultra-low voltage operating circuit and IP for smart sensor SoC","doi-asserted-by":"publisher","award":["10052716"],"award-info":[{"award-number":["10052716"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/tcsi.2017.2758793","type":"journal-article","created":{"date-parts":[[2017,10,30]],"date-time":"2017-10-30T18:08:53Z","timestamp":1509386933000},"page":"1567-1580","source":"Crossref","is-referenced-by-count":20,"title":["A Near-Threshold Voltage Oriented Digital Cell Library for High-Energy Efficiency and Optimized Performance in 65nm CMOS Process"],"prefix":"10.1109","volume":"65","author":[{"given":"Jaehun","family":"Jun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaegeun","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003029"},{"key":"ref31","first-page":"156","article-title":"Ultra-low voltage circuits and processor in 180 nm to 90 nm technologies with a swapped-body biasing technique","author":"narendra","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"424","article-title":"5 nm FinFET standard cell library optimization and circuit synthesis in near-and super-threshold voltage regimes","author":"xie","year":"2014","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573593"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487798"},{"journal-title":"Sub-Threshold Design for Ultra Low-Power Systems","year":"2005","author":"wang","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1145\/1013235.1013266","article-title":"Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation","author":"paul","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"journal-title":"ARM Standard Cell Library","year":"2017","key":"ref12"},{"key":"ref13","first-page":"1149","article-title":"Near-threshold voltage (NTV) design—Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc Design Autom Conf"},{"key":"ref14","first-page":"1","article-title":"System challenges and hardware requirements for future consumer devices: From wearable to ChromeBooks and devices in-between","author":"shiu","year":"2015","journal-title":"VLSI Symp Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"journal-title":"BSIM4 8 0 Spice Model","year":"2017","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref19","first-page":"261","article-title":"A power management architecture for fast per-core DVFS in heterogeneous MPSoCs","author":"h\u00f6ppner","year":"2012","journal-title":"Proc IEEE ISCAS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.03.013"},{"key":"ref4","first-page":"1","article-title":"8.1 An 80 nW retention 11.7 pJ\/cycle active subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications","author":"myers","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085133"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2515421"},{"key":"ref6","first-page":"188","article-title":"The Phoenix processor: A 30 pW platform for sensor applications","author":"seok","year":"2008","journal-title":"VLSI Symp Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833424"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref2","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167777"},{"key":"ref1","first-page":"1","article-title":"An energy harvesting wireless sensor node for IoT systems featuring a near-threshold voltage IA-32 microcontroller in 14 nm tri-gate CMOS","author":"paul","year":"2016","journal-title":"VLSI Symp Tech Dig"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2364101"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/TVLSI.2007.899239","article-title":"Utilizing reverse short-channel effect for optimal subthreshold circuit design","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190674"},{"journal-title":"CMOS Digital Integrated Circuits Analysis and Design","year":"2015","author":"kang","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847517"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8329291\/08089397.pdf?arnumber=8089397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:55:13Z","timestamp":1643183713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8089397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2758793","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}