{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:01:40Z","timestamp":1784905300367,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["104-2221-E-009-171-MY2"],"award-info":[{"award-number":["104-2221-E-009-171-MY2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["105-2119-M-009-009"],"award-info":[{"award-number":["105-2119-M-009-009"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research of Excellence Program","award":["106-2633-E-009-001"],"award-info":[{"award-number":["106-2633-E-009-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/tcsi.2017.2759803","type":"journal-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T21:33:04Z","timestamp":1510003984000},"page":"1642-1651","source":"Crossref","is-referenced-by-count":57,"title":["Data and Hardware Efficient Design for Convolutional Neural Network"],"prefix":"10.1109","volume":"65","author":[{"given":"Yue-Jin","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0561-8745","authenticated-orcid":false,"given":"Tian Sheuan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref37","first-page":"807","article-title":"Rectified linear units improve restricted boltzmann machines","author":"nair","year":"2010","journal-title":"Proc ICML"},{"key":"ref36","first-page":"275","article-title":"Deep sparse rectifier neural networks","author":"glorot","year":"2011","journal-title":"Proc AISTATS"},{"key":"ref35","first-page":"818","article-title":"Visualizing and understanding convolutional networks","author":"zeiler","year":"2014","journal-title":"Proc ECCV"},{"key":"ref34","first-page":"246","article-title":"Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable Convolutional Neural Network processor in 28nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7299170"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694358"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2016.05.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2015.06.048"},{"key":"ref15","first-page":"194","article-title":"Robust online visual tracking with a single convolutional neural network","author":"li","year":"2014","journal-title":"Proc ACCV"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"key":"ref18","first-page":"487","article-title":"Learning deep features for scene recognition using places database","author":"zhou","year":"2014","journal-title":"Proc NIPS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292202"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref4","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.59"},{"key":"ref29","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ISFPGA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref7","author":"sermanet","year":"2014","journal-title":"Overfeat Integrated Recognition Localization and Detection Using Convolutional Networks"},{"key":"ref2","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2016.2547588"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"ref20","first-page":"683","article-title":"A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters","author":"conti","year":"2015","journal-title":"Proc IEEE Des Autom Test Eur Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.222"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.335"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/WACV.2016.7477595"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.cirp.2016.04.072"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref25","author":"cavigelli","year":"2015","journal-title":"Origami A 803 GOp\/s\/W Convolutional Network Accelerator"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8329291\/08097408.pdf?arnumber=8097408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:31:15Z","timestamp":1643175075000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8097408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":42,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2759803","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}