{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:58:34Z","timestamp":1767085114049,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","doi-asserted-by":"publisher","award":["117\/2016\/A3"],"award-info":[{"award-number":["117\/2016\/A3"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61604180"],"award-info":[{"award-number":["61604180"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcsi.2017.2766527","type":"journal-article","created":{"date-parts":[[2017,11,8]],"date-time":"2017-11-08T19:19:27Z","timestamp":1510168767000},"page":"1819-1829","source":"Crossref","is-referenced-by-count":9,"title":["Analysis of Common-Mode Interference and Jitter of Clock Receiver Circuits With Improved Topology"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1400-7994","authenticated-orcid":false,"given":"Xiaofeng","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Low-jitter differential clock driver circuits for high-performance high-resolution ADCs","author":"n\u00fa\u00f1ez","year":"2015","journal-title":"Conf on Design of Circuits and Integrated Circuits (DCIS)"},{"key":"ref11","first-page":"1","article-title":"An approach to the design of low-jitter differential clock recovery circuits for high performance ADCs","author":"n\u00fa\u00f1ez","year":"2015","journal-title":"Proc IEEE Lat Amer Symp Circuits Syst (LASCAS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.855452"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.68134"},{"key":"ref15","first-page":"452","article-title":"A 2.4 GHz VCO with FOM of 190dBc\/Hz at 10 kHz-to-2 MHz offset frequencies in 0.13 \n$\\mu m$\n CMOS using an ISF manipulation technique","author":"mostajeran","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063117"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826338"},{"journal-title":"Modeling jitter in PLL-based frequency synthesizers","year":"2017","author":"kundert","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.834537"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838240"},{"journal-title":"ADC Performance Survey 1997–2013","year":"2017","author":"murmann","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667355"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875291"},{"key":"ref2","first-page":"470","article-title":"A 0.076 mm2 12b 26.5 mW 600 MS\/s 4\n$\\times$\n-interleaved subranging SAR-\n$\\Delta \\Sigma$\n ADC with on-chip buffer in 28 nm CMOS","author":"venca","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"468","article-title":"A 5 GS\/S 150 mW 10b SHA-less pipelined\/SAR hybrid ADC in 28 nm CMOS","author":"brandolini","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942059"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8355985\/08100919.pdf?arnumber=8100919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:33Z","timestamp":1642004553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8100919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2766527","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}