{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:16:54Z","timestamp":1762431414365,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["FD105012"],"award-info":[{"award-number":["FD105012"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcsi.2017.2769721","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T19:19:22Z","timestamp":1512415162000},"page":"1830-1839","source":"Crossref","is-referenced-by-count":11,"title":["A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization"],"prefix":"10.1109","volume":"65","author":[{"given":"Che-Wei","family":"Tien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3765-2948","authenticated-orcid":false,"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2193517"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025406"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870304"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039359"},{"key":"ref6","first-page":"268","article-title":"A 0.012 mm2 3.1 mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746233"},{"key":"ref8","first-page":"140c","article-title":"A 0.4–1.6 GHz spur-free bang-bang digital PLL in 65 nm with a D-flip-flop based frequency sub-tractor circuit","author":"kim","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892194"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"},{"journal-title":"RF Microelectronics","year":"2012","author":"razavi","key":"ref9"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8355985\/08128483.pdf?arnumber=8128483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:33Z","timestamp":1642004553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8128483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":14,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2769721","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}