{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:12Z","timestamp":1740139512564,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"National Science and Engineering Research Council of Canada Discovery Grants Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcsi.2017.2771141","type":"journal-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T19:33:18Z","timestamp":1512070398000},"page":"1805-1818","source":"Crossref","is-referenced-by-count":0,"title":["Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0489-4246","authenticated-orcid":false,"given":"Yan","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4880-0272","authenticated-orcid":false,"given":"Gordon W.","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Design and Analysis of Analog Filters A Signal Processing Perspective","year":"2001","author":"paarmann","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168590"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084643"},{"journal-title":"Trade-Offs in Analog Circuit Design The Designers Companion","year":"2004","author":"toumazou","key":"ref13"},{"article-title":"Design of high-order delay-locked loops for frequency selectivity","year":"2017","author":"li","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1109\/TCSI.2009.2016180","article-title":"Dynamic current-matching charge pump and gated-offset linearization technique for delta-sigma fractional-N PLLs","volume":"56","author":"lin","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref17","first-page":"547","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507747"},{"key":"ref19","first-page":"299","article-title":"A 62.5–250 MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells","author":"moon","year":"1999","journal-title":"Proc Custom-Integrated Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955030"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545492"},{"journal-title":"Design of Analog Filters","year":"2001","author":"schaumann","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5604-2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.542124"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8355985\/08123890.pdf?arnumber=8123890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:33Z","timestamp":1642004553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8123890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2771141","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}