{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:23:45Z","timestamp":1761578625099,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 105-2221-E-006-240-MY3"],"award-info":[{"award-number":["MOST 105-2221-E-006-240-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcsi.2017.2771364","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T19:19:22Z","timestamp":1512415162000},"page":"881-890","source":"Crossref","is-referenced-by-count":18,"title":["A 12-b 40-MS\/s Calibration-Free SAR ADC"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6288-9613","authenticated-orcid":false,"given":"Chung-Wei","family":"Hsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7578-9745","authenticated-orcid":false,"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7264-680X","authenticated-orcid":false,"given":"Chun-Po","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Jen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Ting","family":"Shyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Huei","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0385-105X","authenticated-orcid":false,"given":"Hwa-An","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2315-104X","authenticated-orcid":false,"given":"Chih-Yuan","family":"Kung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huan-Jui","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"289","article-title":"A 10 b 200 MS\/s 0.82 mW SAR ADC in 40 nm CMOS","author":"huang","year":"2013","journal-title":"Proc IEEE A-SSCC"},{"key":"ref11","first-page":"300","article-title":"Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs","author":"haenzsche","year":"2010","journal-title":"Proc IEEE MIXDES"},{"key":"ref12","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"1","article-title":"A 24 \n$\\mu $\nW 12 b 1 MS\/s 68.3 dB SNDR SAR ADC with two-step decision DAC switching","author":"chung","year":"2013","journal-title":"Proc IEEE CICC"},{"key":"ref14","first-page":"1","article-title":"A 5.5 fJ\/conv-step 6.4 MS\/S 13 b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme","author":"ding","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"272","article-title":"A 71 dB-SNDR 50 MS\/s 4.2 mW CMOS SAR ADC by SNR enhancement techniques utilizing noise","author":"morie","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050820"},{"key":"ref5","first-page":"2231","article-title":"The swapping binary-window DAC switching technique for SAR ADCs","author":"chung","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref8","first-page":"111","article-title":"Single mask metal-insulator-metal (MIM) capacitor with copper damascene metallization for sub-0.18 \n$\\mu $\nm mixed mode signal and system-on-a-chip (SoC) applications","author":"liu","year":"2000","journal-title":"Proc IEEE IITC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref1","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658431"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8293879\/08126862.pdf?arnumber=8126862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:26:51Z","timestamp":1642004811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8126862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2771364","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}