{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:01:42Z","timestamp":1761663702912,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES","doi-asserted-by":"publisher","award":["2129\/14-0"],"award-info":[{"award-number":["2129\/14-0"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"crossref","award":["401839\/2013-3","200147\/2014-5"],"award-info":[{"award-number":["401839\/2013-3","200147\/2014-5"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcsi.2017.2772206","type":"journal-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T19:11:31Z","timestamp":1514574691000},"page":"1981-1993","source":"Crossref","is-referenced-by-count":15,"title":["NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization"],"prefix":"10.1109","volume":"65","author":[{"given":"Matheus T.","family":"Moreira","sequence":"first","affiliation":[]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2166-8870","authenticated-orcid":false,"given":"Marcos L. L.","family":"Sartori","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0467-4294","authenticated-orcid":false,"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref38","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a targeted translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.29"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/ree.1969.0062"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/APWCS.2010.21"},{"article-title":"Asynchronous circuits: Innovations in components, cell libraries and design templates","year":"2016","author":"moreira","key":"ref37"},{"article-title":"Implementing balsa handshake circuits","year":"2000","author":"bardsley","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.15"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"ref40","first-page":"99","article-title":"A 65 nm standard cell set and flow dedicated to automated asynchronous circuits design","author":"moreira","year":"2011","journal-title":"Proc IEEE Int Syst -Chip Conf (SOCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231889"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1332"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674779"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603713"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911339"},{"key":"ref2","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45 nm SOI CMOS","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168834"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784676"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246159"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463637"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344444"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783394"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591531"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8355985\/08241815.pdf?arnumber=8241815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:33Z","timestamp":1642004553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8241815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2772206","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}