{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:37:00Z","timestamp":1768343820995,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcsi.2017.2784319","type":"journal-article","created":{"date-parts":[[2018,1,5]],"date-time":"2018-01-05T19:45:10Z","timestamp":1515181510000},"page":"2109-2117","source":"Crossref","is-referenced-by-count":14,"title":["A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2796-2683","authenticated-orcid":false,"given":"Kuan-Yueh","family":"Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Feruz","family":"Syed Farooq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongping","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7638-6654","authenticated-orcid":false,"given":"Khoa Minh","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark L.","family":"Neidengard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nasser","family":"Kurd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0628-9138","authenticated-orcid":false,"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"560","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.962287"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469330"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref15","first-page":"393","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref16","first-page":"268","article-title":"A 0.012 mm\n$^{2}~3.1$\n mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"188","article-title":"A 1.5 GHz 1.35 mW ?112 dBc\/Hz in-band noise digital phase-locked loop with 50 fs\/mV supply-noise sensitivity","author":"elshazly","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","year":"2010","journal-title":"PCI Express Base Specification Revision 3 0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref3","first-page":"450","article-title":"A 1.22 ps integrated-jitter 0.25-to-4 GHz fractional-N ADPLL in 16 nm FinFET CM0S","author":"tsai","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"330","article-title":"A 0.17-to-3.5 mW 0.15-to-5 GHz SoC PLL with 15 dB built-in supply noise rejection and self-bandwidth control in 14 nm CMOS","author":"shen","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"52","article-title":"A 2.4 GHz 4 mW inductorless RF synthesizer","author":"kong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"1","article-title":"A 0.6V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","author":"karl","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring \n$2^{nd}$\n-generation FinFET, air-gapped interconnects, self-aligned double patterning and a \n$0.0588~\\mu \\text{m}^{2}$\n SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8369410\/08248626.pdf?arnumber=8248626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:35Z","timestamp":1642004555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8248626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":19,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2784319","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}