{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T11:41:47Z","timestamp":1762429307646,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Semiconductor Research Center"},{"name":"NSF Center for the Design of Analog-Digital Integrated Circuits"},{"name":"Asahi Kasei Microdevices Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcsi.2017.2788466","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T19:27:17Z","timestamp":1516217237000},"page":"2353-2364","source":"Crossref","is-referenced-by-count":34,"title":["A 0.49\u201313.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5520-4874","authenticated-orcid":false,"given":"Pedram","family":"Payandehnia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8398-4794","authenticated-orcid":false,"given":"Hamidreza","family":"Maghami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6076-4393","authenticated-orcid":false,"given":"Hossein","family":"Mirzaie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjunath","family":"Kareppagoudr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siladitya","family":"Dey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-552X","authenticated-orcid":false,"given":"Massoud","family":"Tohidian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabor C.","family":"Temes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011037"},{"key":"ref11","first-page":"361","article-title":"A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS","author":"zhao","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2427334"},{"key":"ref13","first-page":"1","article-title":"A 0.6 mW 31 MHz 4th-order low-pass filter with +29 dBm IIP3 using self-coupled source follower based biquads in \n$0.18~\\mu \\text{m}$\n CMOS","author":"xu","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411626"},{"key":"ref15","first-page":"360","article-title":"A 0.55 V 61 dB-SNR 67dB-SFDR 7 MHz 4th-order butterworth filter using ring-oscillator-based integrators in 90 nm CMOS","author":"drost","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168626"},{"key":"ref17","first-page":"142c","article-title":"A 150-\n$\\mu \\text{W}$\n 3rd-order butterworth passive-switched-capacitor filter with 92 dB SFDR","author":"lulec","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.2487"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085188"},{"journal-title":"RF Microelectronics","year":"2011","author":"razavi","key":"ref28"},{"journal-title":"CMOS Mixed-Signal Circuit Design","year":"2009","author":"baker","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884835"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.563671"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.933461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143590"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268291"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693240"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062848"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2241"},{"article-title":"Filter circuit, integrated circuit, communication module, and communication apparatus","year":"2014","author":"iida","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530804"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757343"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.127337"},{"key":"ref25","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8402068\/8262643-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8402068\/08262643.pdf?arnumber=8262643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:36Z","timestamp":1649443896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8262643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":28,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2788466","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}