{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:45:09Z","timestamp":1772120709143,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsi.2018.2803735","type":"journal-article","created":{"date-parts":[[2018,3,19]],"date-time":"2018-03-19T18:11:08Z","timestamp":1521483068000},"page":"3529-3542","source":"Crossref","is-referenced-by-count":19,"title":["Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1782-3727","authenticated-orcid":false,"given":"Hazar","family":"Yueksel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7270-5558","authenticated-orcid":false,"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0573-2919","authenticated-orcid":false,"given":"Giovanni","family":"Cherubini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0345-676X","authenticated-orcid":false,"given":"Roy D.","family":"Cideciyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5251-9822","authenticated-orcid":false,"given":"Simeon","family":"Furrer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2817-0354","authenticated-orcid":false,"given":"Danny","family":"Luu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-6653","authenticated-orcid":false,"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6448-1961","authenticated-orcid":false,"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603620"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.893479"},{"key":"ref31","article-title":"High-speed wireline link design","author":"y\u00fcksel","year":"2017"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CSCN.2016.7785181"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/26.46516"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1990.117356"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/26.24594"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.585246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/49.62830"},{"key":"ref13","year":"2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6685768"},{"key":"ref15","year":"2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598304"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCS.2016.7843366"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279057"},{"key":"ref19","author":"wicker","year":"1995","journal-title":"Error Control Systems for Digital Communication and Storage"},{"key":"ref28","first-page":"1","year":"2015","journal-title":"Executive Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2775619"},{"key":"ref27","first-page":"1","year":"2003","journal-title":"Executive Report"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.2724"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/49.124468"},{"key":"ref5","first-page":"148","article-title":"A 3.6 pJ\/b 56 Gb\/s 4-PAM receiver with 6-bit TI-SAR ADC and quarter-rate speculative 2-tap DFE in 32 nm CMOS","author":"yueksel","year":"2015","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/49.29621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/26.31158"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9030"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056454"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1967.1054010"},{"key":"ref20","year":"2014","journal-title":"IEEE P802 3bs 400 GbE Task Force Channel Data"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346546"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015688"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2049460"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909336"},{"key":"ref26","first-page":"1","year":"2003","journal-title":"Process Integration Devices and Structures"},{"key":"ref25","first-page":"49","article-title":"A Viterbi equalizer chip for 40 Gb\/s optical communication links","author":"veigel","year":"2013","journal-title":"Proc Eur Microw Integr Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8453271\/08319905.pdf?arnumber=8319905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:39Z","timestamp":1642003779000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8319905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2803735","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}