{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T10:45:13Z","timestamp":1778150713690,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsi.2018.2813326","type":"journal-article","created":{"date-parts":[[2018,3,22]],"date-time":"2018-03-22T18:06:39Z","timestamp":1521741999000},"page":"3326-3337","source":"Crossref","is-referenced-by-count":35,"title":["Pentavariate <inline-formula> \n                     <tex-math notation=\"LaTeX\">$V_{\\mathrm{min}}$ <\/tex-math>\n                  <\/inline-formula> Analysis of a Subthreshold 10T SRAM Bit Cell With Variation Tolerant Write and Divided Bit-Line Read"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1804-5202","authenticated-orcid":false,"given":"Shourya","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2911-7061","authenticated-orcid":false,"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.962296"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2124531"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.09.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.12.003"},{"key":"ref12","first-page":"1452","article-title":"Low power and robust 7T dual-\n${\\text{V}}_{t}$\n SRAM circuit","author":"tawfik","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref14","first-page":"1","article-title":"Design challenges for 22 nm CMOS and beyond","author":"borkar","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554488"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2369331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.007"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874752"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160812"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412973"},{"key":"ref22","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-\n$\\kappa$\n metal-gate FinFET technology with write-assist circuitry for low-\n$V_{\\mathrm{ min}}$\n applications","author":"chen","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342773"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/JSSC.2015.2461592","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS technology with capacitive charge-sharing write assist circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref25","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8 T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8453271\/08322405.pdf?arnumber=8322405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:40Z","timestamp":1642003780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8322405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2813326","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}