{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T09:26:11Z","timestamp":1782465971652,"version":"3.54.5"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsi.2018.2838258","type":"journal-article","created":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T18:39:01Z","timestamp":1528137541000},"page":"4313-4325","source":"Crossref","is-referenced-by-count":70,"title":["Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0277-2931","authenticated-orcid":false,"given":"Chetan","family":"Vudadha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3785-7924","authenticated-orcid":false,"given":"Ajay","family":"Surya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3654-7190","authenticated-orcid":false,"given":"Saurabh","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1063\/1.1650554"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675861"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0340"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/11.3.277"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2686446"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.842068"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601404"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676727"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1021\/ja070808k"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052493"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674821"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.701275"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1968.0246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.268"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009076"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1994.302221"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2013.39"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.272112"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2531100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2528041"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198248"},{"key":"ref29","first-page":"913","article-title":"Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology","volume":"103","author":"murotiya","year":"2016","journal-title":"Int J Electron"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/29954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052354"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1317946"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.3297906"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236063"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref42","year":"2008","journal-title":"Stanford University CNFET Model website"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2012.6381040"},{"key":"ref41","year":"2018","journal-title":"Ternary Circuit Synthesis Using 2 1 Multiplexers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref26","article-title":"High-efficient circuits for ternary addition","volume":"2014","author":"mirzaee","year":"2014","journal-title":"VLSI Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2251350"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8511082\/08371292.pdf?arnumber=8371292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:00Z","timestamp":1641987840000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8371292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":42,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2838258","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}