{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:07:39Z","timestamp":1771330059827,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1518703"],"award-info":[{"award-number":["CCF-1518703"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"C-FAR, one of the six SRC STARnet Centers through MARCO and DARPA"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsi.2018.2839613","type":"journal-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T19:02:21Z","timestamp":1528398141000},"page":"4285-4298","source":"Crossref","is-referenced-by-count":39,"title":["Energy-Efficient Neural Network Acceleration in the Presence of Bit-Level Memory Errors"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9010-4617","authenticated-orcid":false,"given":"Sung","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Howe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2055-6754","authenticated-orcid":false,"given":"Armin","family":"Alaghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1377-6217","authenticated-orcid":false,"given":"Luis","family":"Ceze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Visvesh S.","family":"Sathe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694358"},{"key":"ref38","first-page":"iii-1310","article-title":"On the difficulty of training recurrent neural networks","author":"pascanu","year":"2013","journal-title":"Proc ICML"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref32","article-title":"An empirical comparison of SNoW and SVMs for face detection","author":"alvira","year":"2001"},{"key":"ref31","author":"girard","year":"2017","journal-title":"Openmsp430"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056066"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/72.279181"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref34","first-page":"250","article-title":"A 288 \n$\\mu\\text{W}$\n programmable deep-learning processor with 270 KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062936"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918284"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341970"},{"key":"ref15","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref17","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237031"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref27","first-page":"29","article-title":"Canary replica feedback for near-DRV standby V DD scaling in a 90 nm SRAM","author":"wang","year":"2007","journal-title":"Proc CICC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.912983"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2759803"},{"key":"ref8","first-page":"1032","article-title":"Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks","author":"wang","year":"2017","journal-title":"Proc DATE"},{"key":"ref7","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref46","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc VLSIC"},{"key":"ref20","author":"lecun","year":"2010","journal-title":"MNIST Handwritten Digit Database"},{"key":"ref45","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568 nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref48","first-page":"418","article-title":"A 2.5 GHz 7.7 TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40 nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","article-title":"Implementation of a fast artificial neural network library (FANN)","author":"nissen","year":"2003"},{"key":"ref47","first-page":"30c","article-title":"A 3.43 TOPS\/W 48.9 pJ\/pixel 50.1 nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40 nm CMOS","author":"buhler","year":"2017","journal-title":"Proc VLSIC"},{"key":"ref21","first-page":"1737","article-title":"Deep learning with limited numerical precision","volume":"37","author":"gupta","year":"2015","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0909"},{"key":"ref24","first-page":"242","article-title":"Transfer learning","volume":"1","author":"torrey","year":"2009","journal-title":"Handbook Of Research On Machine Learning Applications and Trends Algorithms Methods and Techniques"},{"key":"ref41","first-page":"246","article-title":"Envision: A 0.26-to-10 TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062310"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.131"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"key":"ref25","first-page":"647","article-title":"DeCAF: A deep convolutional activation feature for generic visual recognition","author":"donahue","year":"2014","journal-title":"Proc 31st IEEE Int Conf Mach Learn"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8511082\/8374828-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8511082\/08374828.pdf?arnumber=8374828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:37Z","timestamp":1649443897000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8374828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2839613","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}