{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:51:44Z","timestamp":1775598704212,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council through the European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["757259"],"award-info":[{"award-number":["757259"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Viterbi Fellowship at the Technion Computer Engineering Center"},{"name":"EU ICT COST Action IC1401"},{"DOI":"10.13039\/501100003977","name":"Israel Science Foundation","doi-asserted-by":"publisher","award":["1514\/17"],"award-info":[{"award-number":["1514\/17"]}],"id":[{"id":"10.13039\/501100003977","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsi.2018.2846699","type":"journal-article","created":{"date-parts":[[2018,6,27]],"date-time":"2018-06-27T14:42:23Z","timestamp":1530110543000},"page":"4258-4271","source":"Crossref","is-referenced-by-count":49,"title":["IMAGING: In-Memory AlGorithms for Image processiNG"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8515-2828","authenticated-orcid":false,"given":"Ameer","family":"Haj-Ali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rotem","family":"Ben-Hur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/27\/6\/065010"},{"key":"ref32","first-page":"82","article-title":"A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"sheu","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351561"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2004.1326587"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628081"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"ref27","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref2","first-page":"171","article-title":"Memory processing unit for in-memory processing","author":"ben-hur","year":"2016","journal-title":"Prof IEEE Int Symp Nanoscale Archit (NANOARCH)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref20","volume":"5","author":"jain","year":"1995","journal-title":"Machine Vision"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/79.952804"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1090\/psapm\/040\/1059485"},{"key":"ref24","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-09363-5_2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/76.736723"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2010.5539960"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref11","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref40","first-page":"1","article-title":"Selector design considerations and requirements for 1 SIR RRAM crossbar array","author":"zhang","year":"2014","journal-title":"Proc IEEE Int Memory Workshop (IMW)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342275"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"ref6","first-page":"1449","article-title":"Exploring specialized near-memory processing for data intensive operations","author":"yitbarek","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref49","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.03.035"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref45","first-page":"1","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"norman","year":"2017","journal-title":"Proc ACM\/IEEE 44rd Annu Int Symp Comput Archit (ISCA)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref47","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"Proc Journal of Computer Science"},{"key":"ref42","first-page":"19.7.1","article-title":"Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1063\/1.3524521"},{"key":"ref44","first-page":"1","article-title":"Memristor materials engineering: From flash replacement towards a universal memory","author":"nickel","year":"2011","journal-title":"Proc IEEE IEDM Adv Memory Technol Workshop"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8511082\/08398398.pdf?arnumber=8398398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:36:32Z","timestamp":1641987392000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8398398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":49,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2846699","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}