{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:55Z","timestamp":1761324175704,"version":"3.37.3"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61722406","61602368"],"award-info":[{"award-number":["61722406","61602368"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFB0200501"],"award-info":[{"award-number":["2016YFB0200501"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tcsi.2018.2851141","type":"journal-article","created":{"date-parts":[[2018,8,2]],"date-time":"2018-08-02T18:41:41Z","timestamp":1533235301000},"page":"226-238","source":"Crossref","is-referenced-by-count":6,"title":["Architectural Exploration to Address the Reliability Challenges for ReRAM-Based Buffer in SSD"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9767-3169","authenticated-orcid":false,"given":"Xiaoqing","family":"Zhao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2153-2906","authenticated-orcid":false,"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Longjun","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Liangliang","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ruizhi","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jianxiao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1513","article-title":"Bloom filter-based dynamic wear leveling for phase-change RAM","author":"yun","year":"2012","journal-title":"Proc Des Automat Test Eur (DATE)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"ref33","first-page":"1","article-title":"Wear-leveling for PCM main memory on embedded system via page management and process scheduling","author":"pan","year":"2014","journal-title":"Proc IEEE 20th Int Conf Embedded Real-Time Comput Syst Appl"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2367311"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517039"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656049"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/TVLSI.2014.2321571","article-title":"Low overhead software wear leveling for hybrid PCM + DRAM main memory on embedded systems","volume":"23","author":"hu","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2395415"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024731"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.23"},{"key":"ref2","first-page":"106","article-title":"Challenges for high-density 16 Gb ReRAM with 27 nm technology","author":"sills","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.03.123"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419061"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2684830"},{"key":"ref23","first-page":"260","article-title":"A 0.13 \n$\\mu \\text{m}$\n 64 Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","first-page":"239","article-title":"BPLRU: A buffer management scheme for improving random writes in flash storage","author":"kim","year":"2008","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2251857"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849370"},{"key":"ref51","first-page":"227","article-title":"RRAM refresh circuit: A proposed solution to resolve the soft-error failures for HfO2\/Hf 1T1R RRAM memory cell","author":"tossonm","year":"2016","journal-title":"Proc IEEE 8th Great Lakes Symp VLSI (GLSVLSI 98)"},{"key":"ref10","first-page":"138","article-title":"A 128 Gb 2 b\/cell NAND flash memory in 14 nm technology with tPROG=640 \n$\\mu \\text{s}$\n and 800 MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref11","first-page":"336","article-title":"A 512 Gb 3 b\/Cell 3D flash memory on a 96-word-line-layer technology","author":"maejima","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937216"},{"key":"ref12","first-page":"134","article-title":"$\\times 11$\n performance increase, \n$\\times 6.9$\n endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757459"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"ref18","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350073"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849351"},{"key":"ref3","first-page":"101","article-title":"Reliability significant improvement of resistive switching memory by dynamic self-adaptive write method","author":"song","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref6","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"210","article-title":"A 130.7mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495283"},{"key":"ref7","first-page":"1","article-title":"A 0.13 \n$\\mu \\text{m}$\n 64 Mb HfOx ReRAM using configurable ramped voltage write and low read-disturb sensing techniques for reliability improvement","author":"han","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SATA.2015.7050492"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939100"},{"journal-title":"OLTP Trace From UMass Trace Repository [EB\/OL]","year":"2007","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SIMUL.2009.17"},{"journal-title":"MT29F256G08AUAAA NAND Flash User Manual[EB\/OL]","year":"2016","key":"ref48"},{"journal-title":"Block Traces from SNIA","year":"2007","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref41","first-page":"234","article-title":"CFLRU: A replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proc Int Conf Compilers Archit Synth Embedded Syst (CASES)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2015.7344980"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8566198\/08424549.pdf?arnumber=8424549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:10:25Z","timestamp":1657746625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8424549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":51,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2851141","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}