{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T00:28:12Z","timestamp":1769041692629,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tcsi.2018.2851576","type":"journal-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T18:43:44Z","timestamp":1534531424000},"page":"1-11","source":"Crossref","is-referenced-by-count":13,"title":["A 18.5 nW 12-bit 1-kS\/s Reset-Energy Saving SAR ADC for Bio-Signal Acquisition in 0.18-\u03bcm CMOS"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1858-1416","authenticated-orcid":false,"given":"Min-Jae","family":"Seo","sequence":"first","affiliation":[]},{"given":"Dong-Hwan","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Ye-Dam","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7482-5238","authenticated-orcid":false,"given":"Sun-Il","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Jong-Pal","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"ref11","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10b 200 kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2622161"},{"key":"ref13","first-page":"1","article-title":"A 0.44 fJ\/conversion-step 11 b 600 KS\/s SAR ADC with semi-resting DAC","author":"hsieh","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","first-page":"240","article-title":"A 0.4 V 13 b 270 kS\/S SAR-ISDM ADC with an opamp-less time-domain integrator","author":"hsieh","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352304"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2013.6651263"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2581819"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1161\/01.CIR.101.23.e215"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref6","first-page":"149","article-title":"A 10-bit 500-KS\/s low power SAR ADC with splitting capacitor for bio-medical applications","author":"pang","year":"2009","journal-title":"Proc IEEE A-SSCC"},{"key":"ref5","first-page":"384","article-title":"A 10 b 50 MS\/s 820 \n$\\mu \\text{W}$\n SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2617879"},{"key":"ref7","first-page":"280","article-title":"A 2.4-to-5.2fJ\/conversion-step 10 b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"174","article-title":"A 500 MS\/s 5b ADC in 65 nm CMOS","author":"ginsburg","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742532"},{"key":"ref20","first-page":"241","article-title":"A 1 V 11 fJ\/conversion-step 10bit 10 MS\/s asynchronous SAR ADC in 0.18 \n$\\mu \\text{m}$\n CMOS","author":"liu","year":"2010","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref22","article-title":"Nano-watt ultra-low-voltage SAR ADC design","author":"hsieh","year":"0"},{"key":"ref21","first-page":"1","article-title":"A 1 mW 71.5 dB SNDR 50 MS\/S 13 b fully differential ring-amplifier-based SAR-assisted pipeline ADC","author":"lim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/4358591\/08439067.pdf?arnumber=8439067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:03Z","timestamp":1642003803000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8439067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2851576","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}