{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T11:24:25Z","timestamp":1767612265586,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MCCI"},{"name":"Enterprise Ireland under the Innovation Partnership Programme","award":["IP\/2013\/0257"],"award-info":[{"award-number":["IP\/2013\/0257"]}]},{"name":"Spanish and Andalusian Government with support from European RDF","award":["TEC2016-75151-C3-3-R","P12-TIC-1481"],"award-info":[{"award-number":["TEC2016-75151-C3-3-R","P12-TIC-1481"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tcsi.2018.2852761","type":"journal-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T18:43:44Z","timestamp":1534531424000},"page":"1-11","source":"Crossref","is-referenced-by-count":6,"title":["A 2-MS\/s, 11.22 ENOB, Extended Input Range SAR ADC With Improved DNL and Offset Calculation"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9490-4857","authenticated-orcid":false,"given":"Sohail","family":"Asghar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sohaib Saadat","family":"Afridi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anu","family":"Pillai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anita","family":"Schuler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2848-9226","authenticated-orcid":false,"given":"Jose M.","family":"de la Rosa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"O'Connell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051564"},{"key":"ref11","first-page":"176","article-title":"A 1.2 V 10 b 20MSample\/s non-binary successive approximation ADC in \n$0.13~\\mu \\text{m}$\n CMOS","volume":"1","author":"kuttner","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"journal-title":"Analog Design for CMOS VLSI Systems","year":"2001","author":"maloberti","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref15","first-page":"300","article-title":"Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs","author":"haenzsche","year":"2010","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref16","first-page":"74","article-title":"A simulation and modeling environment for the analysis and design of charge redistribution DACs used in SAR ADCs","author":"brenna","year":"2014","journal-title":"Proc 37th Int Conv Inf Commun Technol (MIPRO)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/tee.20625"},{"key":"ref28","first-page":"405","article-title":"A 12 b-ENOB \n$61~\\mu \\text {W}$\n noise-shaping SAR ADC with a passive integrator","author":"guo","year":"2016","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref27","first-page":"109","article-title":"A 12 b 50 MS\/s 2.1 mW SAR ADC with redundancy and digital background calibration","author":"chang","year":"2013","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","first-page":"266c","article-title":"A 0.0058 mm2 7.0 ENOB 24 MS\/s 17 fJ\/conv. Threshold configuring SAR ADC with source voltage shifting and interpolation technique","author":"yoshioka","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"ref29","first-page":"71","article-title":"A 50 V input range 14 bit 250 kS\/s ADC with 97.8 dB SFDR and 80.2 dB SNR","author":"\u00f6zkaya","year":"2014","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806257"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref2","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2477580"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2476317"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref22","first-page":"240","article-title":"A 12 b 11 MS\/s successive approximation ADC with two comparators in \n$0.13~\\mu \\text{m}$\n CMOS","author":"kang","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051296"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341331"},{"key":"ref23","first-page":"246","article-title":"A 9.4-ENOB 1 V \n$3.8~\\mu \\text {W}~100$\nkS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"735","DOI":"10.1109\/TBCAS.2014.2298860","article-title":"A 0.45 V 100-channel neural-recording IC with sub-\n$\\mu \\text {W}$\n\/Channel Consumption in \n$0.18~\\mu \\text{m}$\n CMOS","volume":"7","author":"han","year":"2013","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref25","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10 b 200 kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/4358591\/08439041.pdf?arnumber=8439041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:04Z","timestamp":1642003804000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8439041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2852761","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018]]}}}