{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:27:49Z","timestamp":1772119669340,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsi.2018.2855972","type":"journal-article","created":{"date-parts":[[2018,8,16]],"date-time":"2018-08-16T14:39:51Z","timestamp":1534430391000},"page":"3756-3768","source":"Crossref","is-referenced-by-count":15,"title":["An All-Digital PLL for Cellular Mobile Phones in 28-nm CMOS with \u221255 dBc Fractional and \u221291 dBc Reference Spurs"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2099-5207","authenticated-orcid":false,"given":"Feng-Wei","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoud","family":"Babaie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huan-Neng Ron","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan-Chou","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chewn-Pu","family":"Jou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2796544"},{"key":"ref38","first-page":"354","article-title":"A 6.7-to-9.2GHz 55nm CMOS hybrid class-B\/class-C cellular TX VCO","author":"fanori","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2186720"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163981"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872739"},{"key":"ref37","first-page":"348","article-title":"A 36mW\/9mW power-scalable DCO in 55nm CMOS for GSM\/WCDMA frequency synthesizers","author":"liscidini","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883325"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638882"},{"key":"ref10","first-page":"1","article-title":"Evaluation of 5G waveform candidates considering hardware impairments and above 6 GHz operation","author":"wang","year":"2017","journal-title":"Proc Veh Technol Conf"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036763"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150890"},{"key":"ref13","first-page":"133","article-title":"A HSPA+\/WCDMA\/EDGE 40nm Modem SoC with embedded RF transceiver supporting RX diversity","author":"strange","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063630"},{"key":"ref19","first-page":"342","article-title":"A 0.27 mm2 13.5dBm 2.4 GHz all-digital polar transmitter using 34%-efficiency class-D DPA in 40nm CMOS","author":"lai","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","first-page":"1","article-title":"A 6.75–8.25-GHz ?250-dB FoM rapid ON\/OFF fractional-N injection-locked clock multiplier","volume":"47","author":"elkholy","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","year":"2015","journal-title":"5G Vision"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2637001"},{"key":"ref3","year":"2008","journal-title":"Base Station (BS) Radio Transmission and Reception (TDD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166432"},{"key":"ref5","year":"2018","journal-title":"FCC Website"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"ref2","year":"2010","journal-title":"Base Station (BS) Radio Transmission and Reception (FDD)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2469251"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/AUEINTERCOMMU"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref20","first-page":"1","article-title":"A 12 mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS","author":"kuo","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref45","first-page":"476","article-title":"A 3 MHz-BW 3.6 GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation","author":"zanuso","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2468712"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118470"},{"key":"ref24","first-page":"193","article-title":"A digital fractional-N PLL with a 3 mW 0.004mm2 6-bit PVT and mismatch insensitive TDC","author":"kim","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref41","first-page":"1","article-title":"A 13mm2 40nm multiband GSM\/EDGE\/HSPA\/TDSCDMA\/LTE transceiver","author":"georgantas","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"366","article-title":"A—31dBc integrated-phase-noise 29 GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers","author":"yoon","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"1748","DOI":"10.1109\/TMTT.2010.2049693","article-title":"Self-calibrated two-point delta–sigma modulation technique for RF transmitters","volume":"58","author":"lee","year":"2010","journal-title":"IEEE Trans Microw Theory Techn"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523126"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014941"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8485519\/08438325.pdf?arnumber=8438325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:36:07Z","timestamp":1641987367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8438325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":46,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2855972","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}