{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:23Z","timestamp":1740139523934,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsi.2018.2857999","type":"journal-article","created":{"date-parts":[[2018,8,14]],"date-time":"2018-08-14T18:43:49Z","timestamp":1534272229000},"page":"3734-3744","source":"Crossref","is-referenced-by-count":5,"title":["An On-Chip Self-Characterization of a Digital-to-Time Converter by Embedding it in a First-Order <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta\\Sigma$ <\/tex-math> <\/inline-formula> Loop"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2872-9421","authenticated-orcid":false,"given":"Peng","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7581-2084","authenticated-orcid":false,"given":"Xiongchuan","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8337-9367","authenticated-orcid":false,"given":"Yue","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lianbo","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433512"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278375"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882122"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169140"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592620"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref34","first-page":"1","article-title":"Understanding the regenerative comparator circuit","author":"abidi","year":"2014","journal-title":"IEEE Custom Integr Circuits Conf (CICC) Dig Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/RFIC.2015.7337713","article-title":"A $103fs\\rm _{rms}~1.32$ mW 50 MS\/s 1.25 MHz bandwidth two-step flash-time-to-digital converter for ADPLL","author":"wu","year":"2015","journal-title":"Proc IEEE Radio Freq Integr Circuits (RFIC) Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185190"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2399673"},{"key":"ref16","first-page":"168","article-title":"A 71 dB dynamic range third-order $\\Delta \\Sigma $ TDC using charge-pump","author":"gande","year":"2012","journal-title":"IEEE Int Symp VLSI Circuits Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2199530"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658465"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712518"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321195"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746216"},{"key":"ref6","first-page":"930","article-title":"Built-in measurements in low-cost digital-RF transceivers","volume":"e94 c","author":"eliezer","year":"2011","journal-title":"IEICE Trans Electron Special Session Analog Circuits Rel SoC Integr Technol"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313882"},{"key":"ref7","first-page":"1","article-title":"Design for test of a mm-Wave ADPLL-based transmitter","author":"wu","year":"2014","journal-title":"IEEE Custom Integr Circuits Conf (CICC) Dig Papers"},{"key":"ref2","first-page":"172","article-title":"An 860 $\\mu \\text{W}$ 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061614"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638882"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788872"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2447001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref26","first-page":"241","article-title":"An all-digital PLL with a first order noise shaping time-to-digital converter","author":"brandonisio","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref25","first-page":"280","article-title":"A 0.6 V 1.17 ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with $16\\times $ spatial redundancy in 14 nm FinFET technology","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8485519\/08436438.pdf?arnumber=8436438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,29]],"date-time":"2022-08-29T07:29:44Z","timestamp":1661758184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2857999","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}