{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,9]],"date-time":"2025-11-09T03:41:35Z","timestamp":1762659695143,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tcsi.2018.2858197","type":"journal-article","created":{"date-parts":[[2018,8,10]],"date-time":"2018-08-10T18:41:17Z","timestamp":1533926477000},"page":"43-53","source":"Crossref","is-referenced-by-count":20,"title":["A Compact, Voltage-Mode Type-I PLL With Gain-Boosted Saturated PFD and Synchronous Peak Tracking Loop Filter"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2260-7674","authenticated-orcid":false,"given":"Ahmad","family":"Sharkia","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8513-0052","authenticated-orcid":false,"given":"Sankaran","family":"Aniruddhan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8852-1633","authenticated-orcid":false,"given":"Shahriar","family":"Mirabbasi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0383-1929","authenticated-orcid":false,"given":"Sudip","family":"Shekhar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"390","article-title":"A 1 MHz-bandwidth type-I \n$\\Sigma \\Delta$\n fractional-N synthesizer for WiMAX applications","author":"hedayati","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158752"},{"key":"ref12","first-page":"181","article-title":"A 2.74&#x2013;5.37 GHz boosted-gain type-I PLL with <15% loop filter area","author":"sun","year":"2012","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338487"},{"article-title":"On the design of type-I integer-N phase-locked loops","year":"2016","author":"sharkia","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"article-title":"Multi-bit delta-sigma modulation technique for fractional-N frequency","year":"2001","author":"rhee","key":"ref16"},{"article-title":"Wideband frequency synthesizers","year":"2008","author":"shekhar","key":"ref17"},{"article-title":"RF synthesis without inductors","year":"2016","author":"kong","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692924"},{"key":"ref4","first-page":"2442","article-title":"A 6.25 GHz 1 V LC-PLL in \n$0.13~\\mu \\text{m}$\n CMOS","author":"gu","year":"2006","journal-title":"IEEE Int Solid State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref6","first-page":"669","article-title":"A 5 GHz CMOS PLL with low \n$K_{VCO}$\n and extended fine-tuning range","author":"bruss","year":"2008","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405791"},{"key":"ref8","first-page":"1","article-title":"A sub-200 fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications","author":"\u00e7atli","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","first-page":"128","article-title":"A 5 GHz phase-locked loop using dynamic phase-error compensation technique for fast settling in 0.18-\n$\\mu \\text{m}$\n CMOS","author":"chiu","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.841507"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2200","DOI":"10.1109\/JSSC.2004.836342","article-title":"A quad-band GSM-GPRS transmitter with digital auto-calibration","volume":"39","author":"lee","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"ref22","first-page":"399","article-title":"RF CMOS differential oscillator with source damping resistors","author":"cha","year":"2005","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028955"},{"key":"ref24","first-page":"188","article-title":"A 6.75-to-8.25 GHz 2.25 mW 190 fsrms integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS","author":"elkholy","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"440","article-title":"A 2.2 GHz ?242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture","author":"siriburanon","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"328","article-title":"A 0.0049 mm2 2.3 GHz sub-sampling ring-oscillator PLL with time-based loop filter achieving ?236.2 dB jitter-FOM","author":"chuang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8566198\/08432060.pdf?arnumber=8432060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:12:55Z","timestamp":1657746775000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8432060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2858197","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}