{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:26Z","timestamp":1740139526997,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tcsi.2018.2859361","type":"journal-article","created":{"date-parts":[[2018,8,24]],"date-time":"2018-08-24T19:41:01Z","timestamp":1535139661000},"page":"417-427","source":"Crossref","is-referenced-by-count":3,"title":["An Area-Efficient On-Chip Memory System for Massive MIMO Using Channel Data Compression"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5441-4821","authenticated-orcid":false,"given":"Yangxurui","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9491-8821","authenticated-orcid":false,"given":"Liang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5966-8468","authenticated-orcid":false,"given":"Ove","family":"Edfors","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor","family":"Owall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2012.6214417"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCW.2014.6881223"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2014.7063458"},{"key":"ref13","first-page":"215","article-title":"Performance and power optimization through data compression in network-on-chip architectures","author":"das","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref15","first-page":"1","volume":"10","author":"sardashti","year":"2015","journal-title":"A Primer on Compression in the Memory Hierarchy"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2014.7063446"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2014.7037384"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTCFall.2017.8288014"},{"key":"ref19","volume":"646","author":"tse","year":"2004","journal-title":"Fundamentals of Wireless Communications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2732062"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/71.80188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6736761"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2638475"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361209"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2460743"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2005.1497562"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6815890"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2017.2656908"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.2328098"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6489010"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530093"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.2178495"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312492"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1042","DOI":"10.1109\/TCSII.2016.2624304","article-title":"Improved sorting architecture for K-best MIMO detection","volume":"64","author":"kong","year":"2017","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-1588-2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2003.1250316"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8566198\/08445578.pdf?arnumber=8445578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:10:24Z","timestamp":1657746624000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2859361","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}