{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:56Z","timestamp":1761324176227,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tcsi.2018.2861738","type":"journal-article","created":{"date-parts":[[2018,8,20]],"date-time":"2018-08-20T22:19:15Z","timestamp":1534803555000},"page":"1-11","source":"Crossref","is-referenced-by-count":11,"title":["TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results"],"prefix":"10.1109","author":[{"given":"Davide","family":"Bellizia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"354","article-title":"Prototype IC with WDDL and differential routing—DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Proc CHES"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.107"},{"key":"ref30","first-page":"16","author":"brier","year":"2004","journal-title":"Correlation Power Analysis with a Leakage Model"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2046505"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0096-z"},{"key":"ref12","first-page":"131","article-title":"Power attacks on secure hardware based on early propagation of data","volume":"6","author":"kulikowski","year":"2006","journal-title":"Proc IOLTS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.1.176"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/1873548.1873554","article-title":"Countering early evaluation: An approach towards robust dual-rail precharge logic","author":"bhasin","year":"2010","journal-title":"Proceedings of the 5th Workshop on Embedded Systems Security"},{"key":"ref15","first-page":"598","article-title":"Early propagation and imbalanced routing, how to diminish in FPGAs","volume":"8731","author":"moradi","year":"2014","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359720"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.113"},{"key":"ref18","first-page":"129","article-title":"A power-balanced sequential element for the delay-based dual-rail precharge logic style","volume":"4","author":"bongiovanni","year":"2013","journal-title":"International Journal of Microelectronics and Computer Science"},{"key":"ref19","first-page":"1","article-title":"Secure implementation of TEL-compatible flip-flops using a standard-cell approach","author":"bellizia","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref28","first-page":"427","author":"mac\u00e3\u00a9","year":"2007","journal-title":"Information Theoretic Evaluation of Side-Channel Resistant Logic Styles"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/DATE.2004.1268856","article-title":"A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation","author":"tiri","year":"2004","journal-title":"Proc Design Automation and Test Eur Conf (DATE)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0080-z"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2008","author":"mangard","key":"ref3"},{"key":"ref6","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","volume":"3659","author":"popp","year":"2005","journal-title":"Proc CHES"},{"key":"ref29","article-title":"Test vector leakage assessment (TVLA) methodology in practice","author":"cooper","year":"2013","journal-title":"Proc Int Cryptographic Module Conf"},{"key":"ref5","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref8","first-page":"383","author":"guilley","year":"2005","journal-title":"The ‘Backend Duplication’ Method"},{"key":"ref7","first-page":"143","article-title":"Place and route for secure standard cell design","author":"tiri","year":"2004","journal-title":"Proc Smart Card Res Adv Appl IFIP Conf (CARDIS)"},{"key":"ref2","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Adv Cryptology"},{"key":"ref9","first-page":"232","article-title":"Three-phase dual-rail pre-charge logic","volume":"4249","author":"bucci","year":"2006","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref1","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","author":"kocher","year":"1996","journal-title":"Adv Cryptology"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-8147-2_10","article-title":"Place and route for secure standard cell design","volume":"153","author":"tiri","year":"2004","journal-title":"Smart Card Research and Advanced Applications VI Ser IFIP International Federation for Information Processing"},{"key":"ref22","article-title":"Divided backend duplication methodology for balanced dual rail routing","volume":"5154","author":"baddam","year":"2008","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref21","article-title":"The backend duplication method","volume":"3659","author":"guilley","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2816914"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69710-1_15"},{"key":"ref26","first-page":"495","article-title":"Leakage assessment methodology—A clear roadmap for side-channel evaluations","volume":"9293","author":"schneider","year":"2015","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref25","first-page":"1","article-title":"Linear current starved delay element","author":"jovanovi?","year":"2005","journal-title":"Proc ICES"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/4358591\/08440668.pdf?arnumber=8440668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:03Z","timestamp":1642003803000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8440668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2861738","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018]]}}}